

# SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

D2932, MARCH 1987—REVISED JANUARY 1989

- Contains Four Flip-Flops with Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:  
Buffer/Storage Registers  
Shift Registers  
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

## description


These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54F175 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74F175 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUTS	
CLR	CLK	D	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	L	$Q_0$	$\bar{Q}_0$

SN54F175 . . . J PACKAGE  
SN74F175 . . . D OR N PACKAGE  
(TOP VIEW)




SN54F175 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

# SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage <sup>†</sup> .....	-1.2 V to 7 V
Input current .....	-30 mA to 5 mA
Voltage applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current into any output in the low state .....	40 mA
Operating free-air temperature range: SN54F175 .....	-55°C to 125°C
SN74F175 .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>The input voltage ratings may be exceeded provided the input current ratings are observed.

### recommended operating conditions

	SN54F175			SN74F175			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.8			0.8	V
$I_{IK}$ Input clamp current			-18			-18	mA
$I_{OH}$ High-level output current			-1			-1	mA
$I_{OL}$ Low-level output current			20			20	mA
$T_A$ Operating free-air temperature	-55		125	0		70	°C

# SN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F175			SN74F175			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.5	3.4		V
	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -1 mA				2.7			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			20			20	μA
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V			-0.6			-0.6	mA
I <sub>OS</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0	-60		-150	-60		-150	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1	22.5		34	22.5		34	mA

## timing requirements

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		V <sub>CC</sub> = 4.5 V to 5.5 V, T <sub>A</sub> = MIN to MAX§				UNIT
		'F175		SN54F175		SN74F175		
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	100	0	100	0	100	MHz
t <sub>su</sub>	Setup time data high or low before CLK†	3		3		3		ns
t <sub>h</sub>	Hold time data high or low after CLK†	1		1		1		ns
t <sub>w</sub>	Pulse duration	CLK high	4			4		
		CLK low	5			5		ns
		CLR low	5			5		
t <sub>su</sub>	Inactive-state setup time CLR high before CLK†	5		5		5		ns

## switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX§				UNIT	
			'F175			SN54F175		SN74F175			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f <sub>max</sub>			100	140		100		100		MHz	
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$	3.2	4.6	6.5	2.7		8.5	3.2	7.5	ns
t <sub>PHL</sub>			3.2	6.1	8.5	3.2		10.5	3.2	9.5	
t <sub>PHL</sub>	CLR	Q	3.7	8.6	11.5	3.7		15	3.7	13	ns
t <sub>PLH</sub>	CLR	$\bar{Q}$	3.2	6.1	8.5	3.2		10	3.2	9	ns

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

§ For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

¶ Inactive-state setup time is also referred to as "recovery time".

NOTES: 1. I<sub>CC</sub> is measured with outputs open with 4.5 V applied to all data inputs, after a momentary ground followed by 4.5 V applied to CLK.

2. Load circuits and waveforms are shown in Section 1.

2

Data Sheets

## 2

### Data Sheets