

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER


TEXAS INSTR (LIN/INTFC)

40E D

D2811, JUNE 1986—REVISED SEPTEMBER 1989

- 8-Channel Bidirectional Transceivers
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)
- Power-Up/Power-Down Protection (Glitch-Free)

DW, J, OR N PACKAGE (TOP VIEW)



FUNCTION TABLES

EACH DRIVER				EACH RECEIVER			
INPUTS			OUTPUT	INPUTS			OUTPUT
D	TE	PE	B	B	TE	PE	D
H	H	H	H	L	L	X	L
L	H	X	L	H	L	X	H
H	X	L	Z	X	H	X	Z
X	L	X	Z				

H = high level, L = low level, X = irrelevant, Z = High-impedance state.

description

The SN75ALS163 octal general-purpose interface bus transceiver is a monolithic, high-speed, Advanced Low-Power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or 3-state mode. If Talk Enable (TE) is high, these outputs have the characteristics of open-collector outputs when Pullup Enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 mA of sink current. Each receiver features p-n-p transistor inputs for high input impedance and 400 mV minimum of hysteresis for increased noise immunity.

Output glitches during power-up and power-down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when $V_{CC} = 0$.

The SN75ALS163 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

SN75ALS163
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

TEXAS INSTR (LIN/INTFC) 40E D T-75-51


logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▽ Designates 3-state outputs.
 ◻ Designates open-collector outputs.

logic diagram (positive logic)



schematics of inputs and outputs



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

TEXAS INSTR (LIN/INTFC) 40E D

T-75-51

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5.5 V
Low-level driver output current	100 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 60 seconds: J package	300°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds: DW or N package	260°C

NOTE: 1. All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING	T _A = 70°C
	POWER RATING	FACTOR	POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
High-level output current, I _{OH}	Bus ports with pullups active		-5.2	mA
	Terminal ports		-800	μA
Low-level output current, I _{OL}	Bus ports		48	mA
	Terminal ports		16	mA
Operating free-air temperature range, T _A	0		70	°C



SN75ALS163

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

TEXAS INSTR (LIN/INTFC)

T-75-51
40E D

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA			-0.8	-1.5	V
V _{hys}	Hysteresis (V _{T+} - V _{T-})	Bus		0.4	0.65		V
V _{OH} [‡]	High-level output voltage	Terminal	I _{OH} = -800 μA, TE at 0.8 V	2.7	3.5		V
		Bus	I _{OH} = -5.2 mA, PE and TE at 2 V	2.5	3.3		V
V _{OL}	Low-level output voltage	Terminal	I _{OL} = 16 mA, TE at 0.8 V	0.3	0.5		V
		Bus	I _{OL} = 48 mA, TE at 2 V	0.35	0.5		V
I _{OH}	High-level output current (open-collector mode)	Bus	V _O = 5.5 V, PE at 0.8 V, D and TE at 2 V			100	μA
I _{OZ}	Off-state output current (3-state mode)	Bus	PE at 2 V, V _O = 2.7 V			20	μA
			TE at 0.8 V, V _O = 0.5 V			-100	μA
I _I	Input current at maximum input voltage	Terminal	V _I = 5.5 V	0.2		100	μA
I _{IH}	High-level input current	Terminal	V _I = 2.7 V	0.1		20	μA
I _{IL}	Low-level input current	PE, or TE	V _I = 0.5 V	-10		-100	μA
I _{OS}	Short-circuit output current	Terminal		-15	-35	-75	mA
		Bus		-25	-50	-125	mA
I _{CC}	Supply current	No load	Terminal outputs low and enabled	42	65		mA
			Bus outputs low and enabled	52	80		mA
C _{I/O(bus)}	Bus-port capacitance	V _{CC} = 5 V or 0, V _{I/O} = 0 to 2 V, f = 1 MHz		30			pF

[†]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡]Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), V_{CC} = 5 V

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP [§]	MAX	UNIT
t _{PLH}	Terminal	Bus	C _L = 30 pF, See Figure 1		7	20	ns
					8	20	
t _{PHL}	Bus	Terminal	C _L = 30 pF, See Figure 2		7	14	ns
					9	14	
t _{PZH}	TE	Bus	C _L = 15 pF, See Figure 3		19	30	ns
t _{PHZ}					5	12	
t _{PZL}					16	35	
t _{PLZ}					9	20	
t _{PZH}	TE	Terminal	C _L = 15 pF, See Figure 4		13	30	ns
t _{PHZ}					12	20	
t _{PZL}					12	20	
t _{PLZ}					11	20	
t _{en}	PE	Bus	C _L = 15 pF, See Figure 5		11	22	ns
t _{dts}					6	12	

[§]All typical values are at T_A = 25°C.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES




FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_{out} = 50 \Omega$.
 B. C_L includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES




FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_{out} = 50 \Omega$.
 B. C_L includes probe and jig capacitance.

TYPICAL CHARACTERISTICS

TERMINAL HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT




FIGURE 6

TERMINAL LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT




FIGURE 7

TERMINAL OUTPUT VOLTAGE
vs
BUS INPUT VOLTAGE




FIGURE 8

TYPICAL CHARACTERISTICS




FIGURE 9




FIGURE 10




FIGURE 11