


SL3145

1.6GHz NPN TRANSISTOR ARRAYS

The SL3145 is a monolithic array of five high frequency low current NPN transistors. The SL3145 consists of 3 isolated transistors and a differential pair in a 14 lead SO package. The transistors exhibit typical f_Ts of 1.6GHz and wideband noise figures of 3.0dB. The device is pin compatible with the CA3046.

FEATURES

- f_T Typically 1.6GHz
- Wideband Noise Figure 3.0dB
- V_{BE} Matching Better Than 5mV



MP14


Fig.1 Pin connections SL3145

APPLICATIONS

- Wide Band Amplifiers
- PCM Regenerators
- High Speed Interface Circuits
- High Performance Instrumentation Amplifiers
- High Speed Modems

ORDERING INFORMATION

SL3145 C MP


 Fig.2 Transition frequency (f_T) v. collector current (V_{ce}= 2V, f=200MHz)

ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed over the following test conditions (unless otherwise stated)

 $T_{amb} = 22^\circ\text{C} \pm 2^\circ\text{C}$

| Characteristic | Symbol | Value | | | Units | Conditions |
|--|---|-------|------|------|------------------------------|---|
| | | Min. | Typ. | Max. | | |
| Static characteristic | | | | | | |
| Collector base breakdown | BV _{CBO} | 20 | 30 | | V | $I_c = 10\mu\text{A}, I_e = 0$ |
| Collector emitter breakdown | LV _{CEO} | 15 | 18 | | V | $I_c = 1\text{mA}, I_b = 0$ |
| Collector substrate breakdown (isolation) | BV _{CIO} | 20 | 55 | | V | $I_c = 10\mu\text{A}, I_r = I_e = 0$ |
| Base to isolation breakdown | BV _{BIO} | 10 | 20 | | V | $I_b = 10\mu\text{A}, I_c = I_e = 0$ |
| Base emitter voltage | V _{BE} | 0.64 | 0.74 | 0.84 | V | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Collector emitter saturation voltage | V _{CE(SAT)} | 0.26 | 0.5 | | V | $I_c = 10\text{mA}, I_b = 1\text{mA}$ |
| Emitter base leakage current | I _{EBO} | 0.1 | 1 | | μA | $V_{EB} = 4\text{V}$ |
| Base emitter saturation voltage | V _{BE(SAT)} | 0.95 | | | V | $I_c = 10\text{mA}, I_b = 1\text{mA}$ |
| Base emitter voltage difference, all transistors expect TR1, TR2 | ΔV_{BE} | 0.45 | 5 | | mV | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Base emitter voltage difference TR1, TR2 | ΔV_{BE} | 0.35 | 5 | | mV | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Input offset current (except for TR1, TR2) | ΔI_B | 0.2 | 3 | | μA | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Input offset current TR1, TR2 | ΔI_B | 0.2 | 2 | | μA | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Temperature coefficient of ΔV_{BE} | $\frac{\partial \Delta V_{BE}}{\partial T}$ | 2.0 | | | $\mu\text{V}/^\circ\text{C}$ | |
| Temperature coefficient of V _{BE} | $\frac{\partial V_{BE}}{\partial T}$ | -1.6 | | | $\text{mV}/^\circ\text{C}$ | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Static forward current ratio | H _{FE} | 40 | 100 | | | $V_{CE} = 6\text{V}, I_c = 1\text{mA}$ |
| Collector base leakage | I _{CBO} | 0.3 | | | nA | $V_{CB} = 16\text{V}$ |
| Collector isolation leakage | I _{CIO} | 0.6 | | | nA | $V_{CI} = 20\text{V}$ |
| Base isolation leakage | I _{BIO} | 100 | | | nA | $V_{BI} = 5\text{V}$ |
| Emitter base capacitance | C _{EB} | 0.4 | | | pF | $V_{EB} = 0\text{V}$ |
| Collector base capacitance | C _{CB} | 0.4 | | | pF | $V_{CB} = 0\text{V}$ |
| SL3145 | C _{CI} | 0.8 | | | pF | $V_{CI} = 0\text{V}$ |
| Dynamic characteristics | | | | | | |
| Transition frequency | f _T | | 1.6 | | GHz | $V_{CE} = 6\text{V}, I_c = 5\text{mA}$ |
| SL3145 | NF | | 3.0 | | dB | $V_{CE} = 2\text{V}, R_s = 1\text{k}\Omega$ |
| Wideband noise figure | | | | 1 | KHz | $I_c = 100\mu\text{A}, f = 60\text{MHz}$ |
| Knee of 1/f noise curve | | | | | | $V_{CE} = 6\text{V}, R_s = 200\Omega$ |
| | | | | | | $I_c = 2\text{mA}$ |

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

All electrical ratings apply to individual transistors. Thermal ratings apply to the total package.

The isolation pin (substrate) must be connected to the most negative voltage applied to the package to maintain electrical isolation.

V_{CB} = 20 volt

V_{EB} = 4.0 volt

V_{CE} = 15 volt

V_{CI} = 20 volt

I_C = 20 mA

Maximum individual transistor dissipation 200 mWatt

Storage temperature -55°C to 150°C

Max junction temperature 150°C

Package thermal resistance (°C/watt):-

| | |
|-----------------|---------|
| Package Type | MP14 |
| Chip to case | 45°C/W |
| Chip to ambient | 123°C/W |

NOTE:

If all the power is being dissipated in one transistor, these thermal resistance figures should be increased by 100°C/watt




Fig.3 Transition frequency (f_T) v collector base voltage
($I_C = 5mA$, Frequency = 200MHz)




Fig.4 Variation of transition frequency (f_T) with temperature




Fig.5 DC current gain v. collector current




Fig.6 Z_{11} (derived from scattering parameters) v. frequency ($Z_{11,R} \text{ -- } \text{rbb}$)