



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage .....  $\pm 22V$   
 Input Voltages ..... Equal to Supply Voltage  
 Output Short Circuit Duration ..... Indefinite  
 Differential Input Current (Note 5) .....  $\pm 25mA$   
 Lead Temperature (Soldering, 10 sec.) .....  $300^{\circ}C$

Operating Temperature Range  
 LT1124AM/LT1124M  
 LT1125AM/LT1125M .....  $-55^{\circ}C$  to  $125^{\circ}C$   
 LT1124AC/LT1124C  
 LT1125AC/LT1125C .....  $-40^{\circ}C$  to  $85^{\circ}C$   
 Storage Temperature Range  
 All Grades .....  $-65^{\circ}C$  to  $150^{\circ}C$

## PACKAGE/ORDER INFORMATION

<p>TOP VIEW</p> <p>S8 PACKAGE 8-LEAD PLASTIC SOIC</p> <p>NOTE: THIS PIN CONFIGURATION DIFFERS FROM THE 8-PIN DIP CONFIGURATION. INSTEAD, IT FOLLOWS THE INDUSTRY STANDARD LT1013DS8 SO PACKAGE PIN LOCATIONS</p> <p>LT1124 - POK01</p>	<p>ORDER PART NUMBER</p> <p>LT1124CS8</p> <p>PART MARKING</p> <p>1124</p>	<p>TOP VIEW</p> <p>J8 PACKAGE 8-LEAD CERAMIC DIP</p> <p>N8 PACKAGE 8-LEAD PLASTIC DIP</p> <p>LT1124 - POK02</p>	<p>ORDER PART NUMBER</p> <p>LT1124AMJ8              LT1124MJ8              LT1124CJ8              LT1124ACN8              LT1124CN8</p>
<p>TOP VIEW</p> <p>S PACKAGE 16-LEAD PLASTIC SOL</p> <p>LT1124 - POK03</p>	<p>LT1125CS</p>	<p>TOP VIEW</p> <p>J PACKAGE 14-LEAD CERAMIC DIP</p> <p>N PACKAGE 14-LEAD PLASTIC DIP</p> <p>LT1124 - POK04</p>	<p>LT1125AMJ              LT1125MJ              LT1125CJ              LT1125ACN              LT1125CN</p>

2

## ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, T_A = 25^{\circ}C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1124AM/AC LT1125AM/AC			LT1124M/C LT1125M/C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	LT1124 LT1125		20 25	70 90		25 30	100 140	$\mu V$ $\mu V$
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability			0.3		0.3			$\mu V/Mo$
$I_{OS}$	Input Offset Current	LT1124 LT1125		5 6	15 20		6 7	20 30	nA nA

# LT1124/LT1125

## ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$ , $T_A = 25^\circ C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1124AM/AC LT1125AM/AC			LT1124M/C LT1125M/C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$I_B$	Input Bias Current		±7	±20		±8	±30	nA	
$e_n$	Input Noise Voltage	0.1Hz to 10Hz (Notes 7 and 8)	70	200		70		nVp-p	
	Input Noise Voltage Density	$f_0 = 10\text{Hz}$ (Note 3) $f_0 = 1000\text{Hz}$ (Note 2)	3.0 2.7	5.5 4.2		3.0 2.7	5.5 4.2	nV/√Hz nV/√Hz	
$i_n$	Input Noise Current Density	$f_0 = 10\text{Hz}$ $f_0 = 1000\text{Hz}$	1.3 0.3			1.3 0.3		pA/√Hz pA/√Hz	
$V_{CM}$	Input Voltage Range		±12.0	±12.8		±12.0	±12.8	V	
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	112	126		106	124	dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	116	126		110	124	dB	
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 10k\Omega$ , $V_0 = \pm 10V$ $R_L \geq 2k\Omega$ , $V_0 = \pm 10V$	5.0 2.0	17.0 4.0		3.0 1.5	15.0 3.0	V/μV V/μV	
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$	±13.0	±13.8		±12.5	±13.8	V	
SR	Slew Rate	$R_L \geq 2k\Omega$ (Notes 2 and 6)	3.0	4.5		2.7	4.5	V/μs	
GBW	Gain-Bandwidth Product	$f_0 = 100\text{kHz}$ (Note 2)	9.0	12.5		8.0	12.5	MHz	
$Z_O$	Open Loop Output Resistance	$V_0 = 0$ , $I_0 = 0$	75			75		Ω	
$I_S$	Supply Current Per Amplifier		2.3	2.75		2.3	2.75	mA	
	Channel Separation	$f \leq 10\text{Hz}$ (Note 8) $V_0 = \pm 10V$ , $R_L = 2k\Omega$	134	150		130	150	dB	

## ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$ , $-55^\circ C \leq T_A \leq 125^\circ C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1124AM LT1125AM			LT1124M LT1125M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	LT1124 LT1125	●	50	170	●	60	250	μV μV
$\frac{\Delta V_{OS}}{\Delta \text{Temp}}$	Average Input Offset Voltage Drift	(Note 4)	●	0.3	1.0	●	0.4	1.5	μV/°C
$I_{OS}$	Input Offset Current	LT1124 LT1125	●	18	45	●	20	60	nA nA
$I_B$	Input Bias Current		●	±18	±55	●	±20	±70	nA
$V_{CM}$	Input Voltage Range		●	±11.3	±12	●	±11.3	±12	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11.3V$	●	106	122	●	100	120	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	●	110	122	●	104	120	dB
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 10k\Omega$ , $V_0 = \pm 10V$ $R_L \geq 2k\Omega$ , $V_0 = \pm 10V$	●	3.0	10.0	●	2.0	10.0	V/μV V/μV
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$	●	±12.5	±13.6	●	±12.0	±13.6	V
SR	Slew Rate	$R_L \geq 2k\Omega$ (Notes 2 and 6)	●	2.3	3.8	●	2.0	3.8	V/μs
$I_S$	Supply Current Per Amplifier		●	2.5	3.25	●	2.5	3.25	mA

**ELECTRICAL CHARACTERISTICS**  $V_S = \pm 15V, 0^\circ C \leq T_A \leq 70^\circ C$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1124AC LT1125AC			LT1124C LT1125C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	LT1124	●	35	120	45	170	$\mu V$	
		LT1125	●	40	140	50	210	$\mu V$	
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift	(Note 4)	●	0.3	1.0	0.4	1.5	$\mu V/^\circ C$	
$I_{OS}$	Input Offset Current	LT1124	●	6	25	7	35	nA	
		LT1125	●	7	35	8	45	nA	
$I_B$	Input Bias Current		●	$\pm 8$	$\pm 35$	$\pm 9$	$\pm 45$	nA	
$V_{CM}$	Input Voltage Range		●	$\pm 11.5$	$\pm 12.4$	$\pm 11.5$	$\pm 12.4$	V	
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11.5V$	●	109	125	102	122	dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	●	112	125	107	122	dB	
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 10k\Omega, V_O = \pm 10V$	●	4.0	15.0	2.5	14.0	$V/\mu V$	
		$R_L \geq 2k\Omega, V_O = \pm 10V$	●	1.5	3.5	1.0	2.5	$V/\mu V$	
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$	●	$\pm 12.5$	$\pm 13.7$	$\pm 12.0$	$\pm 13.7$	V	
SR	Slew Rate	$R_L \geq 2k\Omega$ (Notes 2 and 6)	●	2.6	4.0	2.4	4.0	$V/\mu s$	
$I_S$	Supply Current Per Amplifier		●	2.4	3.0	2.4	3.0	mA	

2

**ELECTRICAL CHARACTERISTICS**  $V_S = \pm 15V, -40^\circ C \leq T_A \leq 85^\circ C$ , unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1124AC LT1125AC			LT1124C LT1125C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	LT1124	●	40	140	50	200	$\mu V$	
		LT1125	●	45	160	55	240	$\mu V$	
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift		●	0.3	1.0	0.4	1.5	$\mu V/^\circ C$	
$I_{OS}$	Input Offset Current	LT1124	●	15	40	17	55	nA	
		LT1125	●	15	50	17	65	nA	
$I_B$	Input Bias Current		●	$\pm 15$	$\pm 50$	$\pm 17$	$\pm 65$	nA	
$V_{CM}$	Input Voltage Range		●	$\pm 11.4$	$\pm 12.2$	$\pm 11.4$	$\pm 12.2$	V	
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11.4V$	●	107	124	101	121	dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	●	111	124	106	121	dB	
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 10k\Omega, V_O = \pm 10V$	●	3.5	12.0	2.2	12.0	$V/\mu V$	
		$R_L \geq 2k\Omega, V_O = \pm 10V$	●	1.2	3.2	0.8	2.3	$V/\mu V$	
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$	●	$\pm 12.5$	$\pm 13.6$	$\pm 12.0$	$\pm 13.6$	V	
SR	Slew Rate	$R_L \geq 2k\Omega$ (Note 6)	●	2.4	3.9	2.1	3.9	$V/\mu s$	
$I_S$	Supply Current Per Amplifier		●	2.4	3.25	2.4	3.25	mA	

The ● denotes the specifications which apply over the full operating temperature range.

**Note 1:** Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1125's (or 100 LT1124's) typically 240 op amps (or 120) will be better than the indicated specification.

**Note 2:** This parameter is 100% tested for each individual amplifier.

**Note 3:** This parameter is sample tested only.

**Note 4:** This parameter is not 100% tested.

**Note 5:** The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds  $\pm 1.4V$ , the input current should be limited to 25mA.

**Note 6:** Slew rate is measured in  $A_V = -1$ ; input signal is  $\pm 7.5V$ , output measured at  $\pm 2.5V$ .


**Note 7:** 0.1Hz to 10Hz noise can be inferred from the 10Hz noise voltage density test. See the test circuit and frequency response curve for 0.1Hz to 10Hz tester in the Applications Information section of the LT1007 or LT1028 data sheets.

**Note 8:** This parameter is guaranteed but not tested.


**Note 9:** The LT1124/LT1125 are not tested and are not quality-assurance-sampled at  $-40^\circ C$  and at  $85^\circ C$ . These specifications are guaranteed by design, correlation and/or inference from  $-55^\circ C, 0^\circ C, 25^\circ C, 70^\circ C$  and/or  $125^\circ C$  tests.

TYPICAL PERFORMANCE CHARACTERISTICS


0.1Hz to 10Hz Voltage Noise




0.01Hz to 1Hz Voltage Noise




Voltage Noise vs Frequency




Current Noise vs Frequency




Input Bias or Offset Current vs Temperature




Output Short Circuit Current vs Time




Input Bias Current Over the Common Mode Range



Common Mode Rejection Ratio vs Frequency












Power Supply Rejection Ratio vs Frequency




# TYPICAL PERFORMANCE CHARACTERISTICS

2




# TYPICAL PERFORMANCE CHARACTERISTICS

**Common Mode Limit vs Temperature**




LT1124 • TPC19

**Channel Separation vs Frequency**




LT1124 • TPC20

**Warm-Up Drift**




LT1124 • TPC21

**Total Harmonic Distortion and Noise vs Frequency for Non-Inverting Gain**




LT1124 • TPC23

**Total Harmonic Distortion and Noise vs Frequency for Inverting Gain**




LT1124 • TPC24

**Total Harmonic Distortion and Noise vs Frequency for Competitive Devices**




LT1124 • TPC25

**Total Harmonic Distortion and Noise vs Output Amplitude for Non-Inverting Gain**




LT1124 • TPC26

**Total Harmonic Distortion and Noise vs Output Amplitude for Inverting Gain**



LT1124 • TPC27

**Intermodulation Distortion (CCIF Method)\* vs Frequency LT1124 and OP270**



LT1124 • TPC28

\*See LT1115 data sheet for definition of CCIF testing

## APPLICATIONS INFORMATION

The LT1124 may be inserted directly into OP-270 sockets. The LT1125 plugs into OP-470 sockets. Of course, all standard dual and quad bipolar op amps can also be replaced by these devices.

### Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not 100% tested on the LT1124/LT1125.


Some specifications are guaranteed by definition. For example, 70 $\mu$ V maximum offset voltage implies that mismatch cannot be more than 140 $\mu$ V. 112dB (= 2.5 $\mu$ V/V) CMRR means that worst case CMRR match is 106dB (5 $\mu$ V/V). However, the following table can be used to estimate the expected matching performance between the two sides of the LT1124, and between amplifiers A and D, and between amplifiers B and C of the LT1125.

### Offset Voltage and Drift

Thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier unless proper care is exercised. Air currents should be minimized, package leads should be short, the two input leads should be close together and maintained at the same temperature.

The circuit shown to measure offset voltage is also used as the burn-in configuration for the LT1124/LT1125, with the supply voltages increased to  $\pm 16$ V.

**Test Circuit for Offset Voltage and Offset Voltage Drift with Temperature**



2

### Expected Match


PARAMETER		LT1124AM/AC LT1125AM/AC		LT1124M/C LT1125M/C		UNITS
		50% YIELD	98% YIELD	50% YIELD	98% YIELD	
V <sub>Os</sub> Match, $\Delta V_{Os}$	LT1124	20	110	30	130	$\mu$ V
	LT1125	30	150	50	180	$\mu$ V
Temperature Coefficient Match		0.35	1.0	0.5	1.5	$\mu$ V/ $^{\circ}$ C
Average Non-Inverting I <sub>B</sub>		6	18	7	25	nA
Match of Non-Inverting I <sub>B</sub>		7	22	8	30	nA
CMRR Match		126	115	123	112	dB
PSRR Match		127	118	127	114	dB



## APPLICATIONS INFORMATION


### High Speed Operation

When the feedback around the op amp is resistive ( $R_F$ ), a pole will be created with  $R_F$ , the source resistance and capacitance ( $R_S, C_S$ ), and the amplifier input capacitance ( $C_{IN} \approx 2\text{pF}$ ). In low closed loop gain configurations and with  $R_S$  and  $R_F$  in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor ( $C_F$ ) in parallel with  $R_F$  eliminates this problem. With  $R_S$  ( $C_S + C_{IN}$ ) =  $R_F C_F$ , the effect of the feedback pole is completely removed.



### Unity Gain Buffer Applications

When  $R_F \leq 100\Omega$  and the input is driven with a fast, large signal pulse ( $>1\text{V}$ ), the output waveform will look as shown.



During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short circuit protection, will be drawn by the signal generator. With  $R_F \geq 500\Omega$ , the output is capable of handling the current requirements ( $I_L \leq 20\text{mA}$  at  $10\text{V}$ ) and the amplifier stays in its active mode and a smooth transition will occur.

### Noise Testing

Each individual amplifier is tested to  $4.2\text{nV}/\sqrt{\text{Hz}}$  voltage noise; i.e., for the LT1124 two tests, for the LT1125 four tests are performed. Noise testing for competing multiple op amps, if done at all, may be sample tested or tested using the circuit below.


$$e_{n\text{ OUT}} = \sqrt{(e_{nA})^2 + (e_{nB})^2 + (e_{nC})^2 + (e_{nD})^2}$$

If the LT1125 were tested this way, the noise limit would be  $\sqrt{4 \times (4.2\text{nV}/\sqrt{\text{Hz}})^2} = 8.4\text{nV}/\sqrt{\text{Hz}}$ . But is this an effective screen? What if three of the four amplifiers are at a typical  $2.7\text{nV}/\sqrt{\text{Hz}}$ , and the fourth one was contaminated and has  $6.9\text{nV}/\sqrt{\text{Hz}}$  noise?

$$\text{RMS Sum} = \sqrt{(2.7)^2 + (2.7)^2 + (2.7)^2 + (6.9)^2} = 8.33\text{nV}/\sqrt{\text{Hz}}$$

This passes an  $8.4\text{nV}/\sqrt{\text{Hz}}$  spec, yet one of the amplifiers is 64% over the LT1125 spec limit. Clearly, for proper noise measurement, the op amps have to be tested individually.

### Competing Quad Op Amp Noise Test Method



## PERFORMANCE COMPARISON

The following table summarizes the performance of the LT1124/LT1125 compared to the low cost grades of alternate approaches.

but in most cases are superior. Normally dual and quad performance is degraded when compared to singles, for the LT1124/LT1125 this is not the case.

The comparison shows how the specs of the LT1124/LT1125 not only stand up to the industry standard OP-27,


Guaranteed performance,  $V_S = \pm 15V$ ,  $T_A = 25^\circ C$ , low cost devices.

PARAMETER/UNITS		LT1124CN8 LT1125CN	OP-27 GP	OP-270 GP	OP-470 GP	UNITS
Voltage Noise, 1kHz		4.2 100% Tested	4.5 Sample Tested	- No Limit	5.0 Sample Tested	nV/√Hz
Slew Rate		2.7 100% Tested	1.7 Not Tested	1.7	1.4	V/μs
Gain Bandwidth Product		8.0 100% Tested	5.0 Not Tested	- No Limit	- No Limit	MHz
Offset Voltage	LT1124	100	100	250	-	μV
	LT1125	140	-	-	1000	μV
Offset Current	LT1124	20	75	20	-	nA
	LT1125	30	-	-	30	nA
Bias Current		30	80	60	60	nA
Supply Current/Amp		2.75	5.67	3.25	2.75	mA
Voltage Gain, $R_L = 2k$		1.5	0.7	0.35	0.4	V/μV
Common Mode Rejection Ratio		106	100	90	100	dB
Power Supply Rejection Ratio		110	94	104	105	dB
S8 Package		Yes - LT1124	Yes	No	-	

2

## TYPICAL APPLICATIONS


Gain 1000 Amplifier with 0.01% Accuracy, DC to 5Hz



THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1124/LT1125, IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF 0.1% AMPLIFYING ACCURACY UP TO 0.3Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1124/LT1125 "GAIN PRECISION — BANDWIDTH PRODUCT" IS 75 TIMES HIGHER, AS SHOWN.

LT1124 - T407


Gain Error vs Frequency Closed Loop Gain = 1000



LT1124 - T408

# TYPICAL APPLICATIONS

Strain Gauge Signal Conditioner with Bridge Excitation



# SCHEMATIC DIAGRAM (1/2 LT1124, 1/4 LT1125)

