

Transceivers/registers

74F646/A/74F648/A

74F646/646A Octal transceiver/register, non-inverting (3-State)

74F648/648A Octal transceiver/register, inverting (3-State)

FEATURES

- Combines 74F245 and two 74F374 type functions in one chip
- High impedance base inputs for reduced loading ($70\mu A$ in high and low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- Controlled ramp outputs for 74F646A/74F648A
- 3-state outputs

- 300 mil wide 24-pin slim dip package

DESCRIPTION

The 74F646/74F646A and 74F648/74F648A transceivers/registers consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes high. Output enable (OE) and DIR pins are provided to control the transceiver function. In the transceiver mode,

data present at the high impedance port may be stored in either the A or B register or both.

The select (SAB, SBA) pins determine whether data is stored or transferred through the device in real-time. The DIR determines which bus will receive data when the OE is active low. In the isolation mode ($OE = \text{high}$), data from bus A may be stored in the B register and/or data from bus B may be stored in the A register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time.

TYPE	TYPICAL f_{max}	TYPICAL SUPPLY CURRENT (TOTAL)
74F646/74F648	115MHz	140mA
74F646A/74F648A	185MHz	105mA

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
	COMMERCIAL RANGE $V_{cc} = 5V \pm 10\%$, $T_{amb} = 0^\circ C$ to $+70^\circ C$
24-pin plastic slim DIP (300mil)	N74F646N, N74F646AN, N74F648N, N74F648AN
24-pin plastic SOI ¹	N74F646D, N74F646AD, N74F648D, N74F648AD

NOTE: Thermal mounting techniques are recommended except for N74F646A/N648A. See SMD Applications (page 17) for a discussion of thermal consideration for surface mounted devices.

INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/ LOW	LOAD VALUE HIGH/ LOW
A0 – A7, B0 – B7	A and B inputs	3.5/0.116	70 μA /70 μA
CPAB	A-to-B clock input	1.0/0.033	20 μA /20 μA
CPBA	B-to-A clock input	1.0/0.033	20 μA /20 μA
SAB	A-to-B select input	1.0/0.033	20 μA /20 μA
SBA	B-to-A select input	1.0/0.033	20 μA /20 μA
DIR	Data flow directional control enable input	1.0/0.033	20 μA /20 μA
OE	Output enable input	1.0/0.033	20 μA /20 μA
A0 – A7, B0 – B7	A, B outputs for N74F646A/N74F648A	750/80	15mA/48mA
A0 – A7, B0 – B7	A, B outputs for N74F646/N74F648	750/106.7	15mA/64mA

NOTE: One (1.0) FAST unit load is defined as: 20 μA in the high state and 0.6mA in the low state.


Transceivers/registers

74F646/A/74F648/A


PIN CONFIGURATION




LOGIC SYMBOL




IEC/IEEE SYMBOL




PIN CONFIGURATION



LOGIC SYMBOL



IEC/IEEE SYMBOL



Transceivers/registers

74F646/A/74F648/A

FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE	
OE	DIR	CPAB	CPBA	SAB	SBA	An	Bn	74F646/74F646A	74F648/74F648A
X	X	↑	X	X	X	Input	Unspecified*	Store A, B unspecified*	Store A, B unspecified*
X	X	X	↑	X	X	Unspecified*	Input	Store B, A unspecified*	Store B, A unspecified*
H	X	↑	↑	X	X	Input	Input	Store A and B data	Store A and B data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real time B data to A bus	Real time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real time A data to B bus	Real time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus	Stored A data to B bus

NOTES:

1. H = High-voltage level
2. L = Low-voltage level
3. X = Don't care
4. ↑ = Low-to-high clock transition
5. * = The data output function may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition of the clock.

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	-0.5	to +7.0		V
V _{IN}	Input voltage	-0.5	to +7.0		V
I _{IN}	Input current	-30	to +5		mA
V _{OUT}	Voltage applied to output in high output state	-0.5	to V _{CC}		V
I _{OUT}	Current applied to output in low output state	74F646A, 74F648A		72	mA
		74F646, 74F648		128	mA
T _{amb}	Operating free air temperature range	0	to +70		°C
T _{sig}	Storage temperature range	-65	to +150		°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-15	mA
I _{OL}	Low-level output current	74F646A, 74F648A		48	mA
		74F646, 74F648		64	mA
T _{amb}	Operating free air temperature range	0		+70	°C

Transceivers/registers


74F646/A/74F648/A

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74F646/646A and


74F648/648A. The select pins determine whether data is stored or transferred through

the device in real time. The output enable pins determine the direction of the data flow.

BUS MANAGEMENT FUNCTIONS



LOGIC DIAGRAM



Transceivers/registers

74F646/A/74F648/A

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹			LIMITS		UNIT	
			MIN	TYP ²	MAX			
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$,	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4		V	
		$V_{IH} = \text{MIN}$		$\pm 5\%V_{CC}$	2.7	3.4	V	
		$V_{IH} = \text{MIN}$	$I_{OH} = -15\text{mA}$	$\pm 10\%V_{CC}$	2.0		V	
V_{OL}	Low-level output voltage	All	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$,	$I_{OL} = 48\text{mA}$	$\pm 10\%V_{CC}$	0.38	0.55	V
		74F646/74F648 only	$V_{IH} = \text{MIN}$	$I_{OL} = 64\text{mA}$	$\pm 5\%V_{CC}$	0.42	0.55	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}$, $I_I = I_{IK}$			-0.73	-1.2	V
I_I	Input current at maximum input voltage	others	$V_{CC} = 0.0\text{V}$, $V_I = 7.0\text{V}$				100	μA
		A0–A7, B0–B7	$V_{CC} = \text{MAX}$, $V_I = 5.5\text{V}$				1	mA
I_{IH}	High-level input current	$\text{OE}, \text{DIR}, \text{CPAB},$ $\text{CPBA}, \text{SAB}, \text{SBA}$	$V_{CC} = \text{MAX}$, $V_I = 2.7\text{V}$				20	μA
I_{IL}	Low-level input current		$V_{CC} = \text{MAX}$, $V_I = 0.5\text{V}$				-20	μA
$I_{OZH} + I_{IH}$	Off-state output current, high-level voltage applied	A0 – A7, B0 – B7	$V_{CC} = \text{MAX}$, $V_O = 2.7\text{V}$				70	μA
$I_{OZL} + I_{IL}$	Off-state output current, low-level voltage applied		$V_{CC} = \text{MAX}$, $V_O = 0.5\text{V}$				-70	μA
I_{OS}	Short-circuit output current ³	74F646, 74F648	$V_{CC} = \text{MAX}$		-100		-225	mA
I_O	Output current ⁴	74F646A, 74F648A	$V_{CC} = \text{MAX}$, $V_O = 2.25\text{V}$		-60		-150	mA
I_{CC}	Supply current (total)	$74F646$, $74F648$	I_{CCH}	$V_{CC} = \text{MAX}$		125	165	mA
			I_{CCL}			160	210	mA
			I_{CCZ}			135	160	mA
		$74F646A$, $74F648A$	I_{CCH}	$V_{CC} = \text{MAX}$		100	145	mA
			I_{CCL}			110	155	mA
			I_{CCZ}			105	155	mA

NOTES:

6. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. Unless otherwise specified, $V_X = V_{CC}$ for all test conditions.
7. All typical values are at $V_{CC} = 5\text{V}$, $T_{amb} = 25^\circ\text{C}$.
8. Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
9. I_O is tested under conditions that produce current approximately one half of the true short-circuit output current (I_{OS}).

Transceivers/registers

74F646/A/74F648/A

AC ELECTRICAL CHARACTERISTICS FOR 74F646

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$			
			$V_{CC} = +5.0V$	$C_L = 50pF, R_L = 500\Omega$	$V_{CC} = +5.0V \pm 10\%$	$C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
f_{max}	Maximum clock frequency	Waveform 1	100	115		90		MHz	
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to An or Bn	Waveform 1	5.5 5.5	7.5 8.0	10.0 10.0	5.0 5.0	11.5 11.0	ns	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	Waveform 2	4.0 4.0	6.0 6.5	9.0 8.0	4.0 4.0	10.0 10.0	ns	
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to An or Bn	Waveform 2, 3	5.0 5.0	7.0 6.5	8.5 8.5	4.5 4.5	10.5 9.5	ns	
t_{ZH} t_{ZL}	Output enable time OE to An or Bn	Waveform 5 Waveform 6	5.0 6.5	7.0 8.5	10.0 11.0	4.5 6.0	11.0 12.5	ns	
t_{ZH} t_{ZL}	Output enable time DIR to An or Bn	Waveform 5 Waveform 6	4.5 6.0	6.5 8.5	9.0 11.0	4.0 5.5	10.0 12.5	ns	
t_{HZ} t_{HL}	Output disable time OE to An or Bn	Waveform 5 Waveform 6	6.5 6.5	9.0 9.0	11.5 11.5	6.0 6.0	12.5 13.5	ns	
t_{HZ} t_{HL}	Output disable time DIR to An or Bn	Waveform 5 Waveform 6	5.5 5.5	8.5 8.5	11.0 11.0	4.5 5.0	13.0 12.5	ns	

AC SETUP REQUIREMENTS FOR 74F646

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$			
			$V_{CC} = +5.0V$	$C_L = 50pF, R_L = 500\Omega$	$V_{CC} = +5.0V \pm 10\%$	$C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
$t_{su}(H)$ $t_{su}(L)$	Setup time, high or low An or Bn to CPAB or CPBA	Waveform 4	4.5 4.5			5.0 5.0		ns	
$t_h(H)$ $t_h(L)$	Hold time, high or low An or Bn to CPAB or CPBA	Waveform 4	0 0			0 0		ns	
$t_w(H)$ $t_w(L)$	Pulse width, high or low CPAB or CPBA	Waveform 1	4.0 6.0			4.0 6.0		ns	

Transceivers/registers

74F646/A/74F648/A

AC ELECTRICAL CHARACTERISTICS FOR 74F648

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$			
			MIN	TYP	MAX	MIN	MAX		
f_{max}	Maximum clock frequency	Waveform 1	100	115		90		MHz	
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to An or Bn	Waveform 1	5.0 5.0	7.0 7.5	9.5 9.5	4.5 4.5	11.0 11.0	ns	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	Waveform 3	3.0 4.0	6.0 6.0	8.5 8.5	2.5 3.5	9.5 9.5	ns	
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to An or Bn	Waveform 2,3	4.5 4.5	7.0 6.5	8.5 8.5	4.5 4.5	10.5 9.5	ns	
t_{PZH} t_{PZL}	Output enable time OE to An or Bn	Waveform 5 Waveform 6	4.5 6.0	7.0 8.5	10.0 11.0	4.5 5.5	11.0 12.5	ns	
t_{PZH} t_{PZL}	Output enable time DIR to An or Bn	Waveform 5 Waveform 6	4.5 6.0	7.0 8.5	10.0 11.0	4.0 5.5	11.0 12.5	ns	
t_{PHZ} t_{PLZ}	Output disable time OE to An or Bn	Waveform 5 Waveform 6	6.0 6.0	9.0 8.5	11.5 12.0	6.0 6.0	12.5 13.5	ns	
t_{PHZ} t_{PLZ}	Output disable time DIR to An or Bn	Waveform 5 Waveform 6	5.0 5.0	9.0 9.0	12.5 12.5	4.5 5.0	14.0 14.0	ns	

AC SETUP REQUIREMENTS FOR 74F648

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$			
			MIN	TYP	MAX	MIN	MAX		
$t_{su}(H)$ $t_{su}(L)$	Setup time, high or low An or Bn to CPAB or CPBA	Waveform 4	4.0 4.0			5.0 5.0		ns	
$t_h(H)$ $t_h(L)$	Hold time, high or low An or Bn to CPAB or CPBA	Waveform 4	0 0			0 0		ns	
$t_w(H)$ $t_w(L)$	Pulse width, high or low CPAB or CPBA	Waveform 1	3.5 6.5			4.0 7.0		ns	

Transceivers/registers

74F646/A/74F648/A

AC ELECTRICAL CHARACTERISTICS FOR 74F646A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
t_{max}	Maximum clock frequency	Waveform 1	165	185		150		MHz	
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to An or Bn	Waveform 1	5.5 4.5	7.0 7.0	10.5 9.5	4.5 4.0	11.0 10.0	ns	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	Waveform 2	4.0 2.0	6.0 5.0	9.0 8.0	3.5 2.0	10.0 8.0	ns	
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to An or Bn	Waveform 2, 3	4.5 3.5	6.5 8.0	9.5 10.0	4.0 3.0	10.0 11.5	ns	
t_{PZH} t_{PZL}	Output enable time OE to An or Bn	Waveform 5 Waveform 6	3.0 3.0	5.5 5.5	9.0 10.0	2.5 2.5	10.0 10.5	ns	
t_{PZH} t_{PZL}	Output enable time DIR to An or Bn	Waveform 5 Waveform 6	3.0 3.5	5.0 6.0	8.0 8.5	3.0 3.0	8.5 9.5	ns	
t_{PHZ} t_{PLZ}	Output disable time OE to An or Bn	Waveform 5 Waveform 6	1.5 2.5	4.0 5.5	6.5 8.0	1.0 2.0	8.0 9.5	ns	
t_{PHZ} t_{PLZ}	Output disable time DIR to An or Bn	Waveform 5 Waveform 6	2.0 3.0	4.5 5.0	7.5 8.0	1.5 2.0	8.5 8.5	ns	

AC SETUP REQUIREMENTS FOR 74F646A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50pF, R_L = 500\Omega$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF, R_L = 500\Omega$			
			MIN	TYP	MAX	MIN	MAX		
$t_{su}(H)$ $t_{su}(L)$	Setup time, high or low An or Bn to CPAB or CPBA	Waveform 4	3.5 4.0			4.0 4.5		ns	
$t_h(H)$ $t_h(L)$	Hold time, high or low An or Bn to CPAB or CPBA	Waveform 4	0 0			0 0		ns	
$t_w(H)$ $t_w(L)$	Pulse width, high or low CPAB or CPBA	Waveform 1	3.5 3.5			4.5 4.0		ns	

Transceivers/registers

74F646/A/74F648/A

AC ELECTRICAL CHARACTERISTICS FOR 74F648A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$			
			$V_{cc} = +5.0V$			$V_{cc} = +5.0V \pm 10\%$			
			$C_L = 50pF, R_L = 500\Omega$	MIN	TYP	MAX	MIN	MAX	
f_{max}	Maximum clock frequency	Waveform 1	160	185			135		
t_{PLH} t_{PHL}	Propagation delay CPAB or CPBA to An or Bn	Waveform 1	5.0 5.5	7.0 7.5	9.5 10.0		4.5 4.5	10.5 10.5	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	Waveform 3	2.5 4.0	4.5 6.0	7.5 8.5		2.0 4.0	8.5 9.5	
t_{PLH} t_{PHL}	Propagation delay SAB or SBA to An or Bn	Waveform 2, 3	4.0 4.5	7.0 7.0	9.5 9.5		3.5 4.5	11.5 10.0	
t_{PZH} t_{PZL}	Output enable time \bar{OE} to An or Bn	Waveform 5 Waveform 6	3.5 4.5	6.5 6.5	10.0 10.0		3.5 4.0	11.0 11.5	
t_{PZH} t_{PZL}	Output enable time DIR to An or Bn	Waveform 5 Waveform 6	3.5 4.0	5.5 6.5	8.5 9.5		3.0 4.0	9.0 10.0	
t_{PHZ} t_{PLZ}	Output disable time \bar{OE} to An or Bn	Waveform 5 Waveform 6	2.5 4.0	4.0 6.5	6.5 9.0		2.0 3.5	8.0 10.0	
t_{PHZ} t_{PLZ}	Output disable time DIR to An or Bn	Waveform 5 Waveform 6	2.5 2.5	5.0 5.0	8.5 8.0		2.0 3.5	9.0 9.0	


AC SETUP REQUIREMENTS FOR 74F648A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = 0^{\circ}C \text{ to } +70^{\circ}C$			
			$V_{cc} = +5.0V$			$V_{cc} = +5.0V \pm 10\%$			
			$C_L = 50pF, R_L = 500\Omega$	MIN	TYP	MAX	MIN	MAX	
$t_{su}(H)$ $t_{su}(L)$	Setup time, high or low An or Bn to CPAB or CPBA	Waveform 4	4.0 4.0				4.5 4.5		
$t_h(H)$ $t_h(L)$	Hold time, high or low An or Bn to CPAB or CPBA	Waveform 4	0 0				0 0		
$t_w(H)$ $t_w(L)$	Pulse width, high or low CPAB or CPBA	Waveform 1	3.5 3.5				4.0 3.5		


Transceivers/registers

74F646/A/74F648/A


AC WAVEFORMS



Waveform 1. Propagation delay for clock input to output, clock pulse width, and maximum clock frequency




Waveform 2. Propagation delay for An to Bn or Bn to An and SAB or SBA to An or Bn




Waveform 3. Propagation delay for An to Bn or Bn to An and SAB or SBA to An or Bn



Waveform 4. Data setup time and hold times



Waveform 5. 3-state output enable time to high level and output disable time from high level




Waveform 6. 3-state output enable time to low level and output disable time from low level

NOTES:

- For all waveforms, $V_M = 1.5V$.
- The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT AND WAVEFORM



Test circuit for 3-state outputs

SWITCH POSITION


TEST	SWITCH
t _{PLZ} , t _{PZL}	closed
All other	open

DEFINITIONS:

R_L = Load resistor; see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



Input pulse definition

family	INPUT PULSE REQUIREMENTS				
	amplitude	V _M	rep. rate	t _w	t _{TLH}
74F	3.0V	1.5V	1MHz	500ns	2.5ns