

**SERIAL ACCESS EXTENDED ADDRESSING COMPATIBLE  
WITH I<sup>2</sup>C BUS 256K (32K x 8) EEPROM**

PRODUCT PREVIEW

- COMPATIBLE with I<sup>2</sup>C EXTENDED ADDRESSING
- TWO WIRE SERIAL INTERFACE, SUPPORTS 400kHz PROTOCOL
- 100,000 ERASE/WRITE CYCLES, OVER the FULL SUPPLY VOLTAGE RANGE
- 10 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE
  - 4.5V to 5.5V for ST24E256 version
  - 2.5V to 5.5V for ST25E256 version
- WRITE CONTROL FEATURE
- BYTE and PAGE WRITE (up to 64 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP PERFORMANCES





Figure 1. Logic Diagram



**DESCRIPTION**

The ST24E256 and ST25E256 are 256K bit electrically erasable programmable memories (EEPROM), organized as 32,768 x 8 bits. The ST25E256 operates with a power supply value as low as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

Table 1. Signal Names

E0 - E2	Chip Enable Inputs
SDA	Serial Data Address Input/Output
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
Vss	Ground

Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections




Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	grade 1	0 to 70
		grade 6	-40 to 85
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature, Soldering (SO8) (PSDIP8)	40 sec	215
		10 sec	260
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 6.5	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(2)</sup>	4000	V
	Electrostatic Discharge Voltage (Machine model) <sup>(3)</sup>	500	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

2. 100pF through 1500Ω; MIL-STD-883C, 3015.7

3. 200pF through 0Ω; EIAJ IC-121 (condition C)

DESCRIPTION (cont'd)

Each memory is compatible with the I<sup>2</sup>C extended addressing standard, two wire serial interface which uses a bi-directional data bus and serial clock. The ST24/25E256 carry a built-in 4 bit, unique device identification code (1010) corresponding to the I<sup>2</sup>C bus definition. The

ST24/25E256 behave as slave devices in the I<sup>2</sup>C protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 4 bits (identification code 1010), 3 bit Chip Enable input to form a 7 bit Device Select, plus one read/write bit and terminated by an acknowledge bit.

Table 3. Device Select Code

Bit	Device Code				Chip Enable			R $\bar{W}$
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	E2	E1	E0	R $\bar{W}$

Note: The MSB b7 is sent first.

Table 4. Operating Modes

Mode	R $\bar{W}$ bit	Bytes	Initial Sequence
Current Address Read	'1'	1	START, Device Select, R $\bar{W}$ = '1'
Random Address Read	'0'	1	START, Device Select, R $\bar{W}$ = '0', Address,
	'1'		reSTART, Device Select, R $\bar{W}$ = '1'
Sequential Read	'1'	1 to 32,768	As CURRENT or RANDOM Mode
Byte Write	'0'	1	START, Device Select, R $\bar{W}$ = '0'
Page Write	'0'	64	START, Device Select, R $\bar{W}$ = '0'

When writing data to the memory it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way.

Data transfers are terminated with a STOP condition. In this way, up to 8 ST24/25E256 may be connected to the same I<sup>2</sup>C bus and selected individually, allowing a total addressing field of 256K bytes.

**Power On Reset: V<sub>CC</sub> lock out write protect.** In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Until the V<sub>CC</sub> voltage has reached the POR threshold value, the internal reset is active: all operations are disabled and the device will not respond to any command. In the same way, when V<sub>CC</sub> drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable V<sub>CC</sub> must be applied before applying any logic signal.

## SIGNALS DESCRIPTION

**Serial Clock (SCL).** The SCL input pin is used to synchronize all data in and out of the memory. A

resistor can be connected from the SCL line to V<sub>CC</sub> to act as a pull up (see Figure 3)


**Serial Data (SDA).** The SDA pin is bi-directional and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to V<sub>CC</sub> to act as pull up (see Figure 3).

**Chip Enable (E0 - E2).** These chip enable inputs are used to set the 3 least significant bits of the 7 bit device select code. They may be driven dynamically or tied to V<sub>CC</sub> or V<sub>SS</sub> to establish the device select code. Note that the V<sub>IL</sub> and V<sub>IH</sub> levels for the inputs are CMOS, not TTL compatible.

**Write Control ( $\bar{W}C$ ).** The Write Control feature  $\bar{W}C$  is useful to protect the contents of the memory from any erroneous erase/write cycle. The Write Control signal is used to enable ( $\bar{W}C$  at V<sub>IH</sub>) or disable ( $\bar{W}C$  at V<sub>IL</sub>) the internal write protection. When pin  $\bar{W}C$  is unconnected, the  $\bar{W}C$  input is internally read as V<sub>IL</sub> (see Table 5).

When  $\bar{W}C$  = '1', Device Select and Address bytes are acknowledged; Data bytes are not acknowledged.

Refer to the AN404 Application Note for more detailed information about Write Control feature.

Figure 3. Maximum  $R_L$  Value versus Bus Capacitance ( $C_{BUS}$ ) for an I<sup>2</sup>C Bus,  $f_c = 400\text{kHz}$ 

## DEVICE OPERATION

### I<sup>2</sup>C Bus Background

The ST24/25E256 support the extended addressing I<sup>2</sup>C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The ST24/25E256 are always slave devices in all communications.

**Start Condition.** START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the ST24/25E256 continuously monitor the SDA and SCL signals for a START condition and will not respond unless one is given.

**Stop Condition.** STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the ST24/25E256 and the bus master. A STOP condition at the end of a Read command forces the standby state. A

STOP condition at the end of a complete Write command triggers the internal EEPROM write cycle.

**Acknowledge Bit (ACK).** An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.

**Data Input.** During data input the ST24/25E256 sample the SDA bus signal on the rising edge of the clock SCL. For correct device operation the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

**Device Selection.** To start communication between the bus master and the slave ST24/25E256, the master must initiate a START condition. The 8 bits sent after a START condition are made up of a device select of 4 bits that identifies the device type, 3 Chip Enable bits and one bit for a READ ( $R\bar{W} = 1$ ) or WRITE ( $R\bar{W} = 0$ ) operation. There are two modes both for read and write. These are summarised in Table 4 and described hereafter. A communication between the master and the slave is ended with a STOP condition.

**Table 5. Input Parameters** <sup>(1)</sup> ( $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 400\text{ kHz}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$C_{IN}$	Input Capacitance (SDA)			8	pF
$C_{IN}$	Input Capacitance (other pins)			6	pF
$Z_{WCL}$	$\overline{WC}$ Input Impedance	$V_{IN} \leq 0.3 V_{CC}$	5	20	k $\Omega$
$Z_{WCH}$	$\overline{WC}$ Input Impedance	$V_{IN} \geq 0.7 V_{CC}$	500		k $\Omega$
$t_{LP}$	Low-pass filter input time constant (SDA and SCL)			100	ns

Note: 1. Sampled only, not 100% tested.

**Table 6. DC Characteristics** $(T_A = -40\text{ to }85\text{ }^\circ\text{C}$  or  $0\text{ to }70\text{ }^\circ\text{C}$ ;  $V_{CC} = 4.5\text{V to }5.5\text{V}$  or  $2.5\text{V to }5.5\text{V}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{LI}$	Input Leakage Current (SCL, SDA, E0-E2)	$0V \leq V_{IN} \leq V_{CC}$		$\pm 2$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$ SDA in Hi-Z		$\pm 2$	$\mu\text{A}$
$I_{CC}$	Supply Current (ST24 series)	$f_c = 400\text{kHz}$ (Rise/Fall time < 30ns)		2	mA
	Supply Current (ST25 series)			1	mA
$I_{CC1}$	Supply Current (Standby) (ST24 series)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$		100	$\mu\text{A}$
		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$ , $f_c = 400\text{kHz}$		300	$\mu\text{A}$
$I_{CC2}$	Supply Current (Standby) (ST25 series)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$		5	$\mu\text{A}$
		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$ , $f_c = 400\text{kHz}$		50	$\mu\text{A}$
$V_{IL}$	Input Low Voltage (SCL, SDA)		-0.3	$0.3 V_{CC}$	V
$V_{IH}$	Input High Voltage (SCL, SDA)		$0.7 V_{CC}$	$V_{CC} + 1$	V
$V_{IL}$	Input Low Voltage (E0-E2, $\overline{WC}$ )		-0.3	0.5	V
$V_{IH}$	Input High Voltage (E0-E2, $\overline{WC}$ )		$V_{CC} - 0.5$	$V_{CC} + 1$	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 3\text{mA}$ , $V_{CC} = 5V$		0.4	V
	Output Low Voltage (ST25 series)	$I_{OL} = 2.1\text{mA}$ , $V_{CC} = 2.5V$		0.4	V

**Table 7. AC Characteristics**

( $T_A = -40$  to  $85$  °C or  $0$  to  $70$  °C;  $V_{CC} = 4.5V$  to  $5.5V$  or  $2.5V$  to  $5.5V$ )

Symbol	Alt	Parameter	Min	Max	Unit
$t_{CH1CH2}$	$t_R$	Clock Rise Time		300	ns
$t_{CL1CL2}$	$t_F$	Clock Fall Time		300	ns
$t_{DH1DH2}^{(1)}$	$t_R$	SDA Rise Time	20	300	ns
$t_{DL1DL1}^{(1)}$	$t_F$	SDA Fall Time	20	300	ns
$t_{CHDX}^{(2)}$	$t_{SU:STA}$	Clock High to Input Transition	600		ns
$t_{CHCL}$	$t_{HIGH}$	Clock Pulse Width High	600		ns
$t_{DLCL}$	$t_{HD:STA}$	Input Low to Clock Low (START)	600		ns
$t_{CLDX}$	$t_{HD:DAT}$	Clock Low to Input Transition	0		$\mu s$
$t_{CLCH}$	$t_{LOW}$	Clock Pulse Width Low	1.3		$\mu s$
$t_{DXCX}$	$t_{SU:DAT}$	Input Transition to Clock Transition	100		ns
$t_{CHDH}$	$t_{SU:STO}$	Clock High to Input High (STOP)	600		ns
$t_{DHDL}$	$t_{BUF}$	Input High to Input Low (Bus Free)	1.3		$\mu s$
$t_{CLQV}^{(3)}$	$t_{AA}$	Clock Low to Next Data Out Valid	200	1000	ns
$t_{CLQX}$	$t_{DH}$	Data Out Hold Time	200		ns
$f_C$	$f_{SCL}$	Clock Frequency		400	kHz
$t_W$	$t_{WR}$	Write Time		10	ms

Notes: 1. Sampled only, not 100% tested.


2. For a reSTART condition, or following a write cycle.

3. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP conditions.

**AC MEASUREMENT CONDITIONS**

Input Rise and Fall Times  $\leq 50ns$   
 Input Pulse Voltages  $0.2V_{CC}$  to  $0.8V_{CC}$   
 Input and Output Timing Ref. Voltages  $0.3V_{CC}$  to  $0.7V_{CC}$

**Figure 4. AC Testing Input Output Waveforms**



**DEVICE OPERATION (cont'd)**

**Memory Addressing.** A data byte in the memory is addressed through 2 bytes of address information. The Most Significant Byte is sent first and the Least significant Byte is sent after. The Least Significant Byte addresses a block of 256 bytes, bits b14,b13,b12,b11,b10,b9,b8of the Most Significant Byte select one block among 128 blocks (one block is 256 bytes).

**Most Significant Byte**

X	b14	b13	b12	b11	b10	b9	b8
---	-----	-----	-----	-----	-----	----	----

X = Don't Care.

**Least Significant Byte**

b7	b6	b5	b4	b3	b2	b1	b0
----	----	----	----	----	----	----	----

Figure 5. AC Waveforms





Figure 6. I<sup>2</sup>C Bus Protocol



**Write Operations**

Following a START condition the master sends a device select code with the RW bit reset to '0'. The ST24/25E256 acknowledge this and waits for 2 bytes of address. These 2 address bytes (8 bits each) provide access to any of the 128 blocks of 256 bytes each. Writing in the ST24/25E256 may be inhibited if input pin WC is taken high.

For the ST24/25E256 versions, any write command with WC = '1' (during a period of time from the START condition until the end of the 2 Bytes Address) will not modify data and will NOT be acknowledged on data bytes, as in Figure 9.

**Byte Write.** In the Byte Write mode the master sends one databyte, which is acknowledged by the ST24/25E256. The master then terminates the transfer by generating a STOP condition.

**Page Write.** The Page Write mode allows up to 64 bytes to be written in a single write cycle, provided that they are all located in the same row of 64 bytes in the memory, that is the same Address bits (b12 to b5). The master sends one up to 32 bytes of data, which are each acknowledged by the ST24/25E256. After each byte is transferred, the internal byte address counter (5 Least Significant Bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care



must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that for any write mode, the generation by the master of the STOP condition starts the internal memory program cycle. This STOP condition will trigger an internal memory program cycle only if the STOP condition is internally decoded right after the ACK bit; any STOP condition decoded out of this "10th bit" time slot will not trigger the internal programming cycle. All inputs are disabled until the completion of this cycle and the ST24/25E256 will not respond to any request.


**Minimizing System Delay by Polling On ACK.**  
During the internal Write cycle, the ST24/25E256 disable itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the Write time ( $t_w$ ) is given in the

AC Characteristics table, this timing value may be reduced by an ACK polling sequence issued by the master.

The sequence is:


- Initial condition: a Write is in progress (see Figure 7).
- Step 1: the Master issues a START condition followed by a Device Select byte. (1st byte of the new instruction)
- Step 2: if the ST24/25E256 are internally writing, no ACK will be returned. The Master goes back to Step 1. If the ST24/25E256 have terminated the internal writing, it will issue an ACK. The ST24/25E256 are ready to receive the second part of the instruction (the first byte of this instruction was already sent during Step 1).

**Figure 7. Write Cycle Polling using ACK**



A101099

Figure 8. Write Modes Sequence with Write Control = 0



A101106

### Read Operations


On delivery, the memory content is set at all "1's" (or FFh).

**Current Address Read.** The ST24/25E256 have an internal 15 bits address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a Device Select with the R/W bit set to '1'. The ST24/25E256 acknowledge this and outputs the byte addressed by the internal address counter. This counter is then incremented. The master does NOT acknowledge the

byte output, but terminates the transfer with a STOP condition.

**Random Address Read.** A dummy write is performed to load the address into the address counter, see Figure 10. This is followed by another START condition from the master and the byte address repeated with the R/W bit set to '1'. The ST24/25E256 acknowledge this and outputs the byte addressed. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.

Figure 9. Write Modes Sequence with Write Control = 1




**Sequential Read.** This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the ST24/25E256 continue to output the next byte in sequence. To terminate the stream of bytes, the master must NOT acknowledge the last byte output, but MUST generate a STOP condition. The output data is from consecutive byte addresses, with the internal byte address counter automat-

ically incremented after each byte output. After a count of the last memory address, the address counter will 'roll-over' and the memory will continue to output data.


**Acknowledge in Read Mode.** In all read modes the ST24/25E256 wait for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the ST24/25E256 terminate the data transfer and switch to a standby state.

Figure 10. Read Modes Sequence



Note: \* The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 4th byte) must be identical.

ORDERING INFORMATION SCHEME



Note: 3 \* Temperature Range on special request only.

Parts are shipped with the memory content set at all "1's" (FFh).


For a list of available options (Operating Voltage, Range, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.

**PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame**

Symb	mm			Inches		
	Typ	Min	Max	Typ	Min	Max
A		3.90	5.90		0.154	0.232
A1		0.49	–		0.019	–
A2		3.30	5.30		0.130	0.209
B		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
C		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
E	7.62	–	–	0.300	–	–
E1		6.00	6.70		0.236	0.264
e1	2.54	–	–	0.100	–	–
eA		7.80	–		0.307	–
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8			8	

PSDIP8




PSDIP-a

Drawing is not to scale

## SO8 - 8 lead Plastic Small Outline, 300 mils width

Symb	mm			Inches			
	Typ	Min	Max	Typ	Min	Max	
A			2.03			0.080	
A1		0.10	0.25		0.004	0.010	
A2			1.78			0.070	
B		0.35	0.45		0.014	0.018	
C	0.20	-	-	0.008	-	-	
D		5.15	5.35		0.203	0.211	
E		5.20	5.40		0.205	0.213	
e	1.27	-	-	0.050	-	-	
H		7.70	8.10		0.303	0.319	
L		0.50	0.80		0.020	0.031	
$\alpha$		0°	10°		0°	10°	
N		8			8		
CP			0.10			0.004	

SO8



Drawing is not to scale