


# MwT-11 14 GHz High Power GaAs FET


- 1 WATT POWER OUTPUT AT 12 GHz
- HIGH ASSOCIATED GAIN
- 0.3 MICRON REFRACTORY METAL/GOLD GATE
- 2400 MICRON GATE WIDTH
- DIAMOND-LIKE CARBON PASSIVATION
- CHOICE OF CHIP AND ONE PACKAGE TYPE



#### DESCRIPTION

The MwT-11 GaAs MESFET is ideally suited to narrow-band applications such as cellular telephone, PCN, point-to-point communications links, and other wireless applications as the output power amplifier stage and/or the driver transistor for a highpower amplifier. The third-order intercept performance of the MwT-11 is excellent, typically 12 dB above 1 dB compression point. The chip is produced using MwT's reliable metal system and all devices are screened to insure reliability. All chips are passivated using MwT's patented "Diamond-Like Carbon" process for durability with no degradation in performance. Designers can use MwT's unique BIN selection feature to choose devices from narrow ldss ranges, insuring consistent circuit operation.

RF SPE	CIFICATIONS AT Ta = 25°C				-11 SP 171 SP	MwT-11 HP MwT-1171 HP	
SYMBOL	PARAMETERS AND CONDITIONS	FREQ	UNITS	MIN	TYP	MIN	TYP
P1dB	Output Power at 1dB Compression VDS=6.0 V IDS= 420 mA	12 GHz	dBm	29.0	30.0	30.0	31.0
SSG	Small Signal Gain VDS=6.0 V IDS= 420 mA	12 GHz	dB	5.0	5.5	5.5	6.0
PAE	Power Added Efficiency VDS=6.0 V IDS= 420 mA	12 GHz	%	20	30	25	40
IDSS	Recommended IDSS Range for Optimum P1dB		mA		480- 760		640- 880



**MICROWAVE TECHNOLOGY** 

4268 Solar Way, Fremont, CA 94538 • (510) 651-6700 • FAX: (510) 651-2208

MwT-11,P1,0296



# DC SPECIFICATIONS AT Ta = 25 °C

SYMBOL	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
ldss	Saturated Drain Current Vds=3.0 V VGS=0.0 V	mA	240		920
Gm	Transconductance Vds=2.0 V VGS=0.0 V	mS	290	400	
Vp	Pinch-off Voltage Vds=3.0 V IDS=16.0 mA	V		-2.0	-5.0
BVGSO	Gate-to-Source Breakdown Voltage Igs=-1.6 mA	V	-6.0	-12.0	
BVGDO	Gate-to-Drain Breakdown Voltage	V	-8.0	-12.0	
Rth	Thermal Resistance* MwT-11 Chip MwT-1171	°C/W		25 25*	

<sup>\*</sup> Overall Rth depends on case mounting

## MAXIMUM RATINGS AT Ta = 25 ° C


SYMBOL	SYMBOL PARAMETER		CONT MAX <sup>1</sup>	ABSOLUTE MAX <sup>2</sup>
VDS	Drain to Source Voltage	V	See Safe Op	erating Limits
Tch	Channel Temperature	°C	+150	+175
Tst	Storage Temperature	°C	-65 to +150	+175
Pin	RF Input Power	mW	950	1400

NOTES: 1. Exceeding any one of these limits in continuous operation may reduce the mean-time-to-failure below the design goals.

2. Exceeding any one of these limits may cause permanent damage.

#### SAFE OPERATING LIMITS Absolute Maximum vs. Case Temperature Continuous Maximum 1200 75°C OR LOWER 100 1000 800 75°C OR LOWER 600 400 200 0 2 6 8 0 4 Vds (V)

## **DEVICE EQUIVALENT CIRCUIT MODEL**



PARAMETER		VALUE
Gate Bond Wire Inductance Gate Pad Capacitance Gate Resistance Gate-Source Capacitance Channel Resistance Gate-Drain Capacitance	Lg Cpg Rg Cgs Ri Cgd	.16 nH .10 pF .10 Ω 2.26 pF 1.0 Ω .13 pF
Transconductance	gm	239 mS
Transit time	tau	1.7 psec

PARAMETER		VALUE
Source Resistance Source Inductance Drain-Source Resistance Drain-Source Capacitance Drain Resistance Drain Pad Capacitance Drain Inductance	Rs Ls Rds Cds Rd Cpd Ld	.20 Ω .04 nH 36 Ω .4 pF .17 Ω .2 pF .06 nH

**MICROWAVE TECHNOLOGY** 


4268 Solar Way, Fremont, CA 94538 • (510) 651-6700 • FAX: (510) 651-2208


MwT-11,P2.0296



#### RECOMMENDED ASSEMBLY CONFIGURATION

Shown below is the assembly and bonding configuration used for S-Parameter measurements of the MwT-11 chip. This configuration is recommended for optimum performance. For single-bias applications the gold blocks may be replaced by capacitors. An additional interconnecting bond would then be required. Contact MwT for additional applications information.





#### **BIN SELECTION**

Every MwT-11 wafer has been probed for Idss and the data stored on computer disk. Customers may select from Idss values in any of 18 current bins, as shown below, to insure consistent performance in their circuit. The shaded bins are typically available in smaller quantity and caution is advised before designing these bins into high production applications. MwT's "Smart Wafer Picker" reads the stored Idss Data from the disk and devices from customer selected bins are quickly and automatically picked from the wafer and loaded into shipping containers.

BIN#	1 2 3 4 5 6		8	9	10	11	12	13	14	15	16	17 18
	240- 280- 320- 360- 400- 440-		520-	560-	600-	640-	680-	720-	760-	800-	840-	980- 920-
(mA)	286 320 360 400 440 480	520	560	600	640	680	720	760	800	840	880	920 960

#### **BIN ACCURACY**

Due to the effects of temperature, dc loading and probe tip varnishing, the IDSS from the "on wafer" probing of any MwT device may differ after it has been attached to a proper heat sink and tested in an RF or DC circuit.

Because of the aforementioned effects, the IDSS distribution may deviate as much as +/- 1 bin within the range identified on the label of each die shipping container, and +/- 2 bins within the selected range.



## TYPICAL COMMON SOURCE SCATTERING PARAMETERS

MwT-11 CHIP: VDS = 6.0 V. IDS = 420mA

FREQUENCY	EQUENCY S11		SZ	1	S	12	S	22
(GHz)	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG
1.00	.89	-91.8	6.94	122.6	.03	57.6	.32	-120.2
2.00	.90	-133.5	4.15	96.1	.04	38.2	.43	-140.3
3.00	.91	-153.8	2.77	81.0	.04	33.8	.48	-149.9
4.00	.91	-165.7	2.02	71.2	.04	34.1	.51	-154.8
5.00	.91	-174.8	1.59	63.5	.04	44.3	.53	-159.5
6.00	.92	178.2	1.31	57.0	.05	42.7	.54	-162.0
7.00	.91	172.3	1.11	50.8	.05	44.3	.55	-163.2
8.00	.93	166.2	0.96	42.7	.05	44.8	.57	-164.2
9.00	.92	164.2	0.87	40.4	.05	46.5	.58	-165.1
10.00	.94	160.1	0.79	35.3	.05	53.6	.60	-165.9
12.00	.97	151.1	0.65	23.3	.06	63.8	.65	-168.6
14.00	.94	143.8	0.52	11.1	.08	58.1	.69	-170.4
16.00	.94	139.7	0.43	4.1	.08	54.6	.73	-172.1
18.00	.97	133.8	0.36	-3.3	.08	56.6	.74	-176.5

MwT-1171HP: VDS = 6.0 V, IDS = 420mA

FREQUENCY	S11		S21		<b>\$12</b>		\$22		MSG
(GHz)	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG	dB
1.00	.85	-103.2	6.80	102.0	.04	23.4	.42	-127.8	22.9
2.00	.84	-145.2	3.51	68.5	.03	18.2	.55	-157.4	20.3
3.00	.88	-170.2	2.15	52.3	.04	11.3	.60	179.2	17.0
4.00	.89	171.2	1.82	43.5	.04	14.4	.52	161.7	16.
5.00	.90	156.5	1.59	21.6	.05	13.1	.53	158.4	14.0
6.00	.89	142.4	1.40	4.9	.07	9.6	.56	146.3	12.
7.00	.88	129.4	1.28	-10.4	.10	-3.2	.57	135.2	11.
8.00	.91	119.7	1.19	-27.0	.11	-12.1	.60	123.4	10.
9.00	.91	111.6	1.16	-41.1	.17	-21.4	.60	112.9	8.
10.00	.96	100.8	1.18	-58.5	.21	-76.0	.63	99.4	7.
11.00	.91	87.7	1.10	-77.2	.14	-81.2	.60	89.2	9.
12.00	.89	76.7	1.06	-90.6	.13	-76.4	.60	82.8	9.

#### **DEVICE HANDLING PROCEDURE**

- 1) Open package in clean room environment only.
- 2) GaAs FETs are sensitive to electrostatic discharge. Precautions should be taken in handling, die attachment, and bonding to assure that Maximum Ratings are not exceeded as a result of electrical discharge.
- 3) Chips have been cleaned and are ready for die attachment. DO NOT attempt to re-clean.
- 4) Assembly should be performed with parts no hotter than 300° C. All circuit components (such as resistors and capacitors) should be assembled completely before the FET is die attached. Assembly should be performed as quickly as possible. In general, no chip should be left at 300°C for over 2 minutes.
- 5) Die attach with clean AuSn alloy under forming gas at 280 to 300° C. Scrub chip down with tweezers. Thermal resistance is critically dependent on this operation.
- 6) Thermasonic wedge bonding is recommended. A .0015 in. bond flat wedge at 125 to 150° C should be used with a heater stage temperature of 200 to 225° C. Apply 15 to 20 grams of bond force to .001 in. diameter gold wire with an elongation of 2 to 5%.
- Store in a clean, dry, inert environment such as nitrogen at room temperature.
- CAUTION: Handling of chips other than as specified above may cause permanent damage.

MwT-11,P4,0296