
SCES157D - DECEMBER 1998 - REVISED DECEMBER 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*<sup>TM</sup>) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SCES157D - DECEMBER 1998 - REVISED DECEMBER 1999

### description (continued)

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVCH16373 is characterized for operation from -40°C to 85°C.

## terminal assignments


DGG OR DGV PACKAGE (TOP VIEW)								
1 <u>0E</u> [		7 40	L N 1LE					
1Q1 [	1	48	1 1D1					
	2	47	E					
1Q2 [	3	46	] 1D2					
GND [	4	45	GND					
1Q3 [	5	44	] 1D3					
1Q4 [	6	43	] 1D4					
V <sub>CC</sub>	7	42	Vcc					
1Q5 [	8	41	1D5					
1Q6	9	40	∐ 1D6					
GND	10	39	] GND					
1Q7	11	38	] 1D7					
1Q8 [	12	37	] 1D8					
2Q1 [	13	36	2D1					
2Q2 [	14	35	2D2					
GND [	15	34	GND					
2Q3 [	16	33	2D3					
2Q4 [	17	32	2D4					
V <sub>CC</sub> [	18	31	] v <sub>cc</sub>					
2Q5 [	19	30	] 2D5					
2Q6 [	20	29	] 2D6					
GND [	21	28	GND					
2Q7 [	22	27	2D7					
2Q8 [	23	26	2D8					
20E [	24	25	2LE					



# FUNCTION TABLE (each 8-bit latch)


	INPUTS		ОИТРИТ
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z


# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCES157D - DECEMBER 1998 - REVISED DECEMBER 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	. –0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DGV package	58°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES157D - DECEMBER 1998 - REVISED DECEMBER 1999

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
V	Cupply voltage	Operating	1.4	3.6	V			
VCC	Supply voltage	Data retention only	1.2		V			
		V <sub>CC</sub> = 1.2 V	VCC					
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V <sub>CC</sub>					
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>		V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7					
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2					
		V <sub>CC</sub> = 1.2 V		GND				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$				
$V_{IL}$	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		0.8				
٧ <sub>I</sub>	Input voltage		0	3.6	V			
V/a	Output voltage	Active state	0	VCC	V			
VO	Output voltage	3-state	0	3.6	V			
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2				
lavia	Static high-level output current <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA			
lohs	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	IIIA			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-12				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2				
lors	Static low-level output current <sup>†</sup>	V <sub>CC</sub> = 1.65 V to 1.95 V		4	^			
	Static low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	mA			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12				
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		5	ns/V			
TA	Operating free-air temperature		-40	85	°C			

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC*<sup>TM</sup>) *Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES157D - DECEMBER 1998 - REVISED DECEMBER 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA	1.4 V to 3.6 V	V <sub>CC</sub> -0	.2			
		$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} = 0.91 \text{ V}$	1.4 V	1.05				
Voн		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2			V	
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75				
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3				
		I <sub>OLS</sub> = 100 μA	1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA}, \qquad V_{IL} = 0.49 \text{ V}$	1.4 V			0.4		
VOL		$I_{OLS} = 4 \text{ mA},$ $V_{IL} = 0.57 \text{ V}$	1.65 V			0.45	V	
		$I_{OLS} = 8 \text{ mA}, \qquad V_{IL} = 0.7 \text{ V}$	2.3 V			0.55		
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8 \text{ V}$	3 V			0.7		
lլ	Control inputs	$V_I = V_{CC}$ or GND	3.6 V			±2.5	μΑ	
	-	V <sub>I</sub> = 0.57 V	1.65 V	25				
I <sub>BHL</sub> ‡		V <sub>I</sub> = 0.7 V	2.3 V	45			μΑ	
		V <sub>I</sub> = 0.8 V	3 V	75				
		V <sub>I</sub> = 1.07 V	1.65 V	-25				
I <sub>BHH</sub> §		V <sub>I</sub> = 1.7 V	2.3 V	-45			μΑ	
		V <sub>I</sub> = 2 V	3 V	-75				
			1.95 V	200				
IBHLO¶		$V_I = 0$ to $V_{CC}$	2.7 V	300			μΑ	
			3.6 V	500				
			1.95 V	-200				
Івнно#		$V_I = 0$ to $V_{CC}$	2.7 V	-300			μΑ	
			3.6 V	-500				
l <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 3.6 V	0			±10	μΑ	
loz		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ	
	Control inputs		2.5 V					
] <sub>C</sub> .	Control inputs	V. Vasar CND	3.3 V				pF	
Ci	Data innuta	$V_I = V_{CC}$ or GND	2.5 V					
	Data inputs		3.3 V					
C	Outputs	Va = Vaa or GND	2.5 V				25	
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V				pF	

<sup>†</sup> Typical values are measured at T<sub>A</sub> = 25°C.



<sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>¶</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

<sup>#</sup> An external driver must sink at least IBHHO to switch this node from high to low.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V <sub>CC</sub> =	1.2 V	V <sub>CC</sub> =	1.5 V 1 V	V <sub>CC</sub> =		VCC =		V <sub>CC</sub> =		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high or low											ns
t <sub>su</sub>	Setup time, data before LE↓											ns
th	Hold time, data after LE $\downarrow$											ns


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> =	1.5 V 1 V	V <sub>CC</sub> =		VCC =		V <sub>CC</sub> =		UNIT
	(INFOT)	(001101)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	D	Q										no
<sup>t</sup> pd	LE	Ų.										ns
t <sub>en</sub>	ŌĒ	Q										ns
t <sub>dis</sub>	ŌĒ	Q										ns

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST C	ONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT		
ı		TANAMETER		TEST CONDITIONS		TYP	TYP	TYP	ONIT	
I	C .	Power dissipation	Outputs enabled	C 0	f = 10 MHz				pF	
	Cbq	capacitance	Outputs disabled	$C_L = 0$ ,	1 = 10 MHZ				рг	

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2V \text{ AND } 1.5 \text{ V} \pm 0.1 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.  $t_f \leq 2$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



# PRODUCT PREVIEW

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$






**VCC** 


- tPHZ


V<sub>OH</sub> – 0.15 V

- Vон

0 V







**PROPAGATION DELAY TIMES** 

**VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES** 

<sup>t</sup>PZH

Output

Waveform 2

(see Note B)


S1 at GND

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.


Figure 4. Load Circuit and Voltage Waveforms


# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 3.3 V $\pm$ 0.3 V




TEST	<b>S</b> 1
t <sub>pd</sub> t <sub>PLZ</sub> /t <sub>PZL</sub> t <sub>PHZ</sub> /t <sub>PZH</sub>	Open 2×V <sub>CC</sub> GND









NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated