- Package Options Include Ceramic Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS114A and SN54S114 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS114A and SN74S114A are characterized for operation from 0°C to 70°C.


FUNCTION TABLE

	IN	PUTS			OUTI	PUTS
PRE	CLR	CLK	J	K	a	ā
L	Н	Х	×	Х	Н	L
н	L	×	Х	Х	L	н
L	L	×	X	Х	н†	н†
н	Н	Į	L	L	αo	₫o
н	н	1	Н	L	н	L
н	н	Į.	L	Н	L	н
н	H	1	Н	Н	TOGGLE	
Н	Н	Н	×	Х	αo	₫o


[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} minimum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS114A, SN54S114 . . . J OR W PACKAGE SN74LS114A, SN74S114A . . . D OR N PACKAGE

SN54LS114A, SN54S114, SN74LS114A, SN74S114A




SN54LS114A, SN54S114 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection


logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

L Devie

Pin numbers shown are for D, J, N, and W packages.




SN54S114, SN74S114A




schematics of inputs and outputs

'LS114A



SN54S114, SN74S114A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: 'LS114A	7 V
SN54S114, SN74S114A	5.5 V
Operating free-air temperature range: SN54'	7 V 14A
SN74'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54LS114A, SN74LS114A DUAL J.K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

			SN54LS114A			SN74LS114A			UNIT
		Ì	MIN	NOM	MAX	MIN	NOM	MAX	CIVIT
	C		4.5	5	5.5	4.75	5	5.25	>
v _{cc}	Supply voltage		2			2			_
VIН	High-level input voltage				0.7	<u> </u>		0.8	V
VIL	Low-level input voltage					<u> </u>		-0.4	mA
ЮН	High-level output current				-0.4	<u> </u>		_	
lOL	Low-level output current				4	ļ		8	mA
fclock	Clock frequency		0		30	0		30	MH
CIOCK		CLK	20			20			ns
tw	Pulse duration	PRE or CLR low	25			25			
		Data high or low	20			20			
	Set up time-before CLK1	CLR inactive	25			25			nş
t _{su}	PRE inactive		20			20			<u> </u>
••	Hold time-data after CLK↓		0			0			ns
t _h T _A	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN	154LS11	4A	SN	UNIT		
PARAMETER		TEST CONDITIONS†			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = -18 mA				- 1.5			- 1.5	
V _{OH}		$V_{CC} = MIN,$ $I_{OH} = -0.4 \text{ mA}$	V _{IH} = 2 V,	V _{IL} = MAX,	2.5	3.4		2.7	3.4		V
		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	v
VOL		V _{CC} = MIN,	VIL = MAX,	V _{1H} = 2 V,					0.35	0.5	
	J or K	I _{OL} = 8 mA					0.1			0.1	
	CLR						0.6			0.6	mΑ
l _l	PRE		$V_1 = 7 V$				0.3			0.3	
	CLK						0.8			0.8	
	J or K	 					20			20	
	CLR	V _{CC} = MAX,	$V_{\dagger} = 2.7 \text{ V}$				120			120	μА
lн	PRE						60			60	μ.,
	CLK						160			160	
	J or K						-0.4	1		-0.4	
	CLR						- 1.6			- 1.6	mA
I _I L		V _{CC} = MAX,	$V_{\parallel} = 0.4 \text{ V}$				- 0.8			-0.8	,,,,,
	PRE	4			<u> </u>		- 1.6	1		- 1.6	1
. 5	CLK	14 MAY	See Note 2	-	- 20		- 100	- 20		- 100	mΑ
los [§]	1	$V_{CC} = MAX,$ $V_{CC} = MAX,$	See Note 3		+	4		1	4	6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

^{3.} With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.



[§] Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with $V_0 = 2.25$ V and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

SN54LS114A, SN74LS114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET. COMMON CLEAR, AND COMMON CLOCK

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$ (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
f _{max}		-			30	45		MHz
^t PLH	CLR, PRE or CLK	Q or Ō	$R_L = 2 k\Omega$,	C _L = 15 pF		15	20	ns
^t PHL	CLM, PRE OF CLK	uoru				15	20	ns

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.



			SN54S114			SN74S114A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
			4.5	5	5.5	4.75	5	5.25	٧
CC_	Supply voltage		2			2			V
IH	High-level input voltage				0.8	<u>-</u>		0.8	V
IL.	Low-level input voltage							- 1	mA
OH.	High-level output current				1	<u> </u>		<u> </u>	
	Low-level output current				20			20	mA
OL		CLK	6			6			ns
	Pulse duration	CLK low	6.5			6.5			
w	r dise duration	PRE or CLR low	8			8			
	Setup time	Data high or low	7			7			ns
SU			0			0			ns
h	Hold time-data after CLK1		- 55		125	0		70	°C
Α	Operating free-air temperature								

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					S	N54S11	14	Sf	4A	UNIT	
PARAMETER		TEST CONDITIONS [†]			MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	
VIK		V _{CC} = MIN,	I _I = -18 mA				-1.2			1.2	
VOH		V _{CC} = MIN, I _{OH} = -1 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.5	3.4		2.7	3.4		٧
VOL.		V _{CC} = MIN,	V _{1H} = 2.V,	V _{IL} = 0.8 V,			0.5			0.5	v
		I _{OL} = 20 mA V _{CC} = MAX,	V _I = 5.5 V		<u> </u>		1			1	mA
L	J or K	ACC - MINY					50			50	
			V _i = 2.7 V				200			200	μΑ
ΉΗ	CLR	VCC = MAX,					100			100	μ.
	PRE	•					200			200	
	CLK						- 1.6			- 1.6	
	J or K	1					- 14			- 14	m.e
1 ₁ L	CLR	VCC = MAX,	$V_{!} = 0.5 V$				-7			-7] '''′
	PRE	4					- 8	\vdash		- 8	1
	CLK				-40		100	- 40		- 100	m/
los [§]		V _{CC} = MAX,	See Note 3		100	15			15	25	m.A

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

[#]Values are average per flip-flop.

NOTE 3: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

SN54S114, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$ (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				80	125		MHz
^t PLH	PRE or CLR	Q or Q			4	7	ns
	PRE or CLR (CLK high)	□ or Q	D 200 0 45 5		5	7	
[†] PHL	PRE or CLR (CLK low)		$R_L = 280 \Omega$, $C_L = 15 pF$		5	7	ns
tPLH .	CLK	Q or Q			4	7	ns
tPHL	CLK	Q OF Q			5	7	ns

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

