
256K x 4 Bit Fast Static Random **Access Memory**

The MCM6729B is a 1,048,576 bit static random access memory organized as 262,144 words of 4 bits. Static design eliminates the need for external clocks or timing strobes.

Output enable (G) is a special control feature that provides increased system flexibility and eliminates bus contention problems.


This device meets JEDEC standards for functionality and revolutionary pinout, and is available in a 400 mil plastic small-outline J-leaded package.

- Single 5 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- · Fast Access Times: 8, 10, 12 ns
- · Center Power and I/O Pins for Reduced Noise



MCM6729B





PIN NAMES								
A Address Input E Chip Enable W Write Enable G Output Enable DQ Data Input/Output VCC + 5 V Power Supply VSS Ground								
NC No Connection								

REV 4

TRUTH TABLE (X = Don't Care)

	Ē	G	W	Mode	V _{CC} Current	Output	Cycle
	H	Х	х	Not Selected	SB1, SB2	High-Z	
	L	H	Н	Output Disabled	ICCA	High-Z	
	L	L	Н	Read	ICCA	D _{out}	Read Cycle
Г	L	X	L	Write	ICCA	High-Z	Write Cycle

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	out	±30	mA
Power Dissipation	PD	1.2	w
Temperature Under Bias	Tbias	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3**	ν
Input Low Voltage	V _{IL}	- 0.5*	-	0.8	٧

 $^{^*}$ V_{II.} (min) = -0.5 V dc; V_{II.} (min) = -2.0 V ac (pulse width ≤ 2.0 ns) for $1 \le 20.0$ mA.

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	likg(i)	_	±1.0	μА
Output Leakage Current (E = V _{IH} , V _{Out} = 0 to V _{CC})	⁽ lkg(O)		±1.0	μА
Output Low Voltage (IOL = + 8.0 mA)	Vol		0.4	V
Output High Voltage (IOH = - 4.0 mA)	∨он	2.4		٧

POWER SUPPLY CURRENTS

Parameter	Symbol	6729B-8	6729B-10	6729B-12	Unit	Notes
AC Active Supply Current (I _{out} = 0 mA) (V _{CC} = max, f = f _{max})	1CCA	195	165	155	mA	1, 2, 3
Active Quiescent Current (E = V _{IL} , V _{CC} = max, f = 0 MHz)	lCC2	90	90	90	mA	
AC Standby Current (E = V _{IH} , V _{CC} = max, f = f _{max})	ISB1	60	60	60	mA	1, 2, 3
CMOS Standby Current (V_{CC} = max, f = 0 MHz, $E \ge V_{CC} - 0.2 \text{ V}$, $V_{In} \le V_{SS} + 0.2 \text{ V}$, or $\ge V_{CC} - 0.2 \text{ V}$)	ISB2	20	20	20	mA	

NOTES:

- 1. Reference AC Operating Conditions and Characteristics for input and timing (V_{IH}/V_{IL}, t_f/t_f, pulse level 0 to 3.0 V, V_{IH} = 3.0 V).
- 2. All addresses transition simultaneously low (LSB) and then high (MSB).
- 3. Data states are all zero.

^{**} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 2.0 ns) for I \leq 20.0 mA.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Address Input Capacitance	C _{in}	_	6	pF
Control Pin Input Capacitance	C _{in}		6	pF
Input/Output Capacitance	C _{I/O}		8	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels	Output Load See Figure 1a
Input Rise/Fall Time 2 ns	

READ CYCLE TIMING (See Notes 1 and 2)

		6729B-8		6729B-10		6729B-12			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	8	_	10	_	12	_	ns	3
Address Access Time	tavqv		8		10	-	12	ns	
Enable Access Time	†ELQV	—	8	_	10		12	ns	
Output Enable Access Time	tGLQV	-	4		5	_	6	ns	
Output Hold from Address Change	†AXQX	3	_	3		3	_	ns	
Enable Low to Output Active	tELQX	3	<u> </u>	3		3		ns	4,5,6
Output Enable Low to Output Active	†GLQX	0	_	0	_	0	_	ns	4,5,6
Enable High to Output High-Z	†EHQZ	_	4	_	5		6	ns	4,5,6
Output Enable High to Output High-Z	tghaz	_	4		5	-	6	ns	4,5,6

NOTES:

- 1. W is high for read cycle.
- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All read cycle timings are referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, tehoz (max) < telox (min), and tohoz (max) < telox (min), both for a given device and from device to device.
- 5. Transition is measured 200 mV from steady-state voltage with load of Figure 1b.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected (\$\overline{E} = V_{|\overline{L}|}\$, \$\overline{G} = V_{|\overline{L}|}\$.
- 8. Addresses valid prior to or coincident with E going low.




Figure 1. AC Test Loads


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


MOTOROLA FAST SRAM

MCM6729B
2-129

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note 8)




WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		6729	9B8	6729B-10		6729B-12			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	[†] AVAV	8	_	10	-	12	_	ns	3
Address Setup Time	†AVWL	0		0	_	0	_	ns	
Address Valid to End of Write	tavwh	8	_	9		10		ns	
Address Valid to End of Write, G High	tavwh	7	_	8		9	_	ns	
Write Pulse Width	tWLWH, tWLEH	8	_	9		10	_	ns	
Write Pulse Width, G High	tWLWH,	7	_	8	_	9	_	ns	
Data Valid to End of Write	t _D VWH	4		5	_	6	_	ns	
Data Hold Time	twhox	0	_	0	-	0		ns	
Write Low to Data High-Z	twlqz	_	4		5	_	6	ns	4,5,6
Write High to Output Active	twhqx	3		3	_	3	-	ns	4,5,6
Write Recovery Time	twhax	0		0		0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured 200 mV from steady-state voltage with load of Figure 1b.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max < twHQX min both for a given device and from device to device.

WRITE CYCLE 1



MCM6729B MOTOROLA FAST SRAM


WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		6729B8		B-8 6729B-10		10 6729B -12			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	8		10	_	12		ns	3
Address Setup Time	†AVEL	0		0	-	0	-	ns	
Address Valid to End of Write	†AVEH	7		8	_	9	_	ns	
Enable to End of Write	tELEH,	7	_	8	_	9		ns	4,5
Data Valid to End of Write	t _{DVEH}	4		5	_	6	_	ns	
Data Hold Time	†EHDX	0	_	0	_	0		ns	
Write Recovery Time	t _{EHAX}	0	_	0		0		ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycles.
- 3. All write cycle timings are referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.
 If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers --- MCM6729BWJ8 MCM6729BWJBR

MCM6729BWJ10 MCM6729BWJ10R MCM6729BWJ12 MCM6729BWJ12R