

MB84256A-70-X/-70LL-X/-10-X/-10LL-X

CMOS 256K-BIT LOW-POWER SRAM

32K Words x 8 Bits CMOS Static RAM for Extended Temperature Operation

The Fujitsu MB84256A-X is a 32,768 words x 8 bits static random access memory fabricated with a CMOS silicon gate process. The memory uses asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single +5 V power supply is required.

The MB84256A-X has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.


- Organization: 32,768 words x 8 bits
- Access time: 70 ns max. (MB84256A-70/-70LL-X)
100 ns max. (MB84256A-10/-10LL-X)
- Operating temperature: -40°C to +85°C
- Static operation: no clock required
- TTL compatible inputs and outputs
- Three-state outputs
- Single +5 V power supply ±10% tolerance
- Low power consumption:
 - 1.1 mW max. (CMOS standby)
 - 16.5 mW max. (TTL standby)
- Data retention: 2.0 V min.
- Standard 28-pin Plastic Packages:

DIP (600 mil)	MB84256A-xx(LL)P-X
Skinny DIP (300 mil)	MB84256A-xx(LL)PSK-X
SOP (450 mil)	MB84256A-xx(LL)PF-X
TSOP (Normal bend)	MB84256A-xx(LL)PFTN-X
TSOP (Reverse bend)	MB84256A-xx(LL)PFTR-X

Absolute Maximum Ratings (See Note)


Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.5 to +7.0	V
Input Voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
Output Voltage	V _{IO}	-0.5 to V _{CC} + 0.5	V
Temperature Under Bias	T _{BIAS}	-40 to +85	°C
Storage Temperature Range	T _{STG}	-40 to +125	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



5


PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB84256A-70/70LL-X
MB84256A-10/10LL-X

Fig. 1 – MB84256A BLOCK DIAGRAM



5

TRUTH TABLE

CS	OE	WE	MODE	SUPPLY CURRENT	I/O PIN
H	X	X	Not Selected	I_{SS}	High-Z
L	H	H	D _{out} Disable	I_{CC}	High-Z
L	L	H	Read	I_{CC}	D _{out}
L	X	L	Write	I_{CC}	D _{in}

CAPACITANCE

($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Typ	Max	Unit
I/O Capacitance ($V_{IO} = 0\text{V}$)	C_{IO}			8	pF
Input Capacitance ($V_{IN} = 0\text{V}$)	C_{IK}			7	pF

RECOMMENDED OPERATING CONDITION

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ambient Temperature	T _A	-40		+85	°C

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)


Parameter	Symbol	Test Condition	MB84256A-70/70LL/10/10LL-X		Unit
			Min	Max	
Standby Supply Current	I _{S81}	CS ≥ V _{CC} - 0.2V		0.2	mA
	I _{S82}	CS = V _{IH}		3	mA
Active Supply Current	I _{CC1}	V _{IN} = V _{IH} or V _{IL} CS = V _{IL} , I _{OUT} = 0mA		70	mA
Operating Supply Current	I _{CC2}	Cycle = Min. Duty = 100% I _{OUT} = 0mA		90	mA
				80	
Input Leakage Current	I _U	V _{IN} = 0V to V _{CC}	-1	1	μA
Output Leakage Current	I _{VO}	V _{IO} = 0V to V _{CC} CS = V _{IH} OE = V _{IH} or WE = V _{IL}	-1	1	μA
Input High Voltage	V _{IH}		2.4	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}		-0.3 *	0.6	V
Output High Voltage	V _{OH}	I _{OH} = -1.0mA	2.4		V
Output Low Voltage	V _{OL}	I _{OL} = 2.1mA		0.4	V

Note: All voltages are referenced to GND.

*: -3.0V min. for pulse width less than 20 ns.

5

Fig. 2 – AC TEST CONDITIONS



- Output Load
- Input Pulse Levels: 0.4 to 2.6V
- Input Pulse Rise & Fall Times: 5ns (Transient between 0.8V and 2.2V)
- Timing Reference Levels: Input: V_{IL}=0.6V, V_{IH}=2.4V
Output: V_{OL}=0.8V, V_{OH}=2.0V

* Including Jig and stray capacitance

	R ₁	R ₂	C _L	Parameters Measured
Load I	1.8KΩ	990Ω	100pF	except t _{CLZ} , t _{OLZ} , t _{CHZ} , t _{OHZ} , t _{WLZ} , and t _{WHZ}
Load II	1.8KΩ	990Ω	5pF	t _{CLZ} , t _{OLZ} , t _{CHZ} , t _{OHZ} , t _{WLZ} , and t _{WHZ}

MB84256A-70/70LL-X

MB84256A-10/10LL-X


AC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

READ CYCLE *1

Parameter	Symbol	MB84256A-70/70LL-X		MB84256A-10/10LL-X		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	70		100		ns
Address Access Time *2	t_{AA}		70		100	ns
\overline{CS} Access Time *3	t_{ACS}		70		100	ns
Output Enable to Output Valid	t_{OE}		35		40	ns
Output Hold from Address Change	t_{OH}	10		10		ns
Chip Select to Output Low-Z *4	t_{CLZ}	10		10		ns
Output Enable to Output Low-Z *4	t_{OLZ}	5		5		ns
Chip Select to Output High-Z *4	t_{CHZ}		25		40	ns
Output Enable to Output High-Z *4	t_{OHZ}		25		40	ns

READ CYCLE TIMING DIAGRAM *1



Note: *1 WE is high for Read cycle.

*2 Device is continuously selected, $\overline{CS} = \overline{OE} = V_{IL}$.


*3 Address valid prior to or coincident with CS transition low.

*4 Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage with specified Load II in Fig. 2.

WRITE CYCLE *1*2

Parameter	Symbol	MB84256A-70/70LL-X		MB84256A-10/10LL-X		Unit
		Min	Max	Min	Max	
Write Cycle Time *3	t_{WC}	70		100		ns
Address Valid to End of Write	t_{AW}	50		80		ns
Chip Select to End of Write	t_{CW}	50		80		ns
Data Valid to End of Write	t_{DW}	25		40		ns
Data Hold Time	t_{DH}	0		0		ns
Write Pulse Width	t_{WP}	50		60		ns
Address Setup Time	t_{AS}	0		0		ns
Write Recovery Time *4	t_{WR}	5		5		ns
\overline{WE} to Output Low-Z *5	t_{WLZ}	5		5		ns
\overline{WE} to Output High-Z *5	t_{WHZ}		25		40	ns

WRITE CYCLE TIMING DIAGRAM *1*2



5

Note: *1 If \overline{OE} , \overline{CS} are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.


*2 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.

*3 All write cycles are determined from last address transition to the first address transition of the next address.

*4 t_{WR} is defined from the end point of WRITE Mode..

*5 Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage with specified Load I in Fig. 2.

WRITE CYCLE TIMING DIAGRAM *1 *2

WRITE CYCLE 2 : $\overline{\text{CS}}$ CONTROLLED

Note: *1 If $\overline{\text{OE}}$, $\overline{\text{CS}}$ are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

*2 If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in high impedance state.

*3 All write cycles are determined from last address transition to the first address transition of the next address.

*4 t_{WR} is defined from the end point of WRITE Mode..

*5 Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage with specified Load II in Fig. 2.

DATA RETENTION CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
Data Retention Supply Voltage ¹	V_{DR}	2.0		5.5	V
Data Retention Supply Current ²	Standard		0.001	0.05	mA
	LL-Version ³		1	5.0	μ A
Data Retention Setup Time	t_{DRS}	0			ns
Operation Recovery Time	t_R	t_{RC}			ns

Note: ¹ $\overline{CS} \geq V_{DR} - 0.2V$


² $V_{DR} = 3.0V$, $\overline{CS} \geq V_{DR} - 0.2V$

³ $V_{DR} = 3.0V$, $T_A = 40^\circ C$

DATA RETENTION TIMING

5

DATA RETENTION




MB84256A-70/70LL-X
MB84256A-10/10LL-X

PACKAGE DIMENSIONS

(Suffix: P)

28-LEAD PLASTIC DUAL IN-LINE PACKAGE
(CASE No.: DIP-28P-M02)




© 1988 FUJITSU LIMITED D28006S-2C

Dimensions in
inches (millimeters)

5

(Suffix: P-SK)

28-LEAD PLASTIC DUAL IN-LINE PACKAGE
(Case No.: DIP-28P-M04)




© 1988 FUJITSU LIMITED D28018S-2C

Dimensions in
inches (millimeters)

PACKAGE DIMENSIONS (Continued)



(Suffix: PF)



MB84256A-70/70LL-X
MB84256A-10/10LL-X

PACKAGE DIMENSIONS (Continued)




(Suffix: PFTN)



MB84256A-70/70LL-X
MB84256A-10/10LL-X

PACKAGE DIMENSIONS (Continued)

(Suffix: PFTR)



© 1990 FUJITSU LIMITED F28019S-3C

