

# High Accuracy Ultralow I<sub>Q</sub>, 200 mA, SOT-23, anyCAP<sup>™</sup> Low Dropout Regulator

ADP3330

#### **FEATURES**


High Accuracy Over Line and Load: ±0.7% @ +25°C, ±1.4% Over Temperature

Ultralow Dropout Voltage: 140 mV (Typ) @ 200 mA Requires Only  $C_0$  = 0.47  $\mu F$  for Stability anyCAP = Stable with Any Type of Capacitor (Including MLCC)

(Including MLCC)
Current and Thermal Limiting
Low Noise
Low Shutdown Current: <2 μA
+2.9 V to +12 V Supply Range
-40°C to +85°C Ambient Temperature Range
Ultrasmall Thermally Enhanced Chip-on-Lead™
SOT-23 6-Lead Package

APPLICATIONS
Cellular Telephones
Notebook, Palmtop Computers
Battery Powered Systems
PCMCIA Regulator
Bar Code Scanners
Camcorders, Cameras

#### FUNCTIONAL BLOCK DIAGRAM



#### **GENERAL DESCRIPTION**

The ADP3330 is a member of the ADP330x family of precision low dropout any CAP voltage regulators. The ADP3330 operates with an input voltage range of +2.9 V to +12 V and delivers a load current up to 200 mA. The ADP3330 stands out from the conventional LDOs with a novel architecture and an enhanced process that enables it to offer performance advantages and higher output current than its competition. Its patented design requires only a 0.47 µF output capacitor for stability. This device is insensitive to output capacitor Equivalent Series Resistance (ESR), and is stable with any good quality capacitor, including ceramic (MLCC) types for space-restricted applications. The ADP3330 achieves exceptional accuracy of  $\pm 0.7\%$  at room temperature and  $\pm 1.4\%$  over temperature, line and load variations. The dropout voltage of the ADP3330 is only 140 mV (typical) at 200 mA. This device also includes a safety current limit, thermal overload protection and a shutdown feature. In shutdown mode, the ground current is reduced to less than 2 µA. The ADP3330 has ultralow quiescent current 34 μA (typ) in light load situations.

The SOT-23-6 package has been thermally enhanced using Analog Devices' proprietary Chip-On-Lead feature to maximize power dissipation.




Figure 1. Typical Application Circuit

anyCAP and Chip-on-Lead are trademarks of Analog Devices, Inc.

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1998

# $\label{eq:continuous} \begin{array}{l} \textbf{ADP3330-xx-SPECIFICATIONS} \quad \text{(@ $T_A = -40^\circ$C to $+85^\circ$C, $V_{\text{IN}} = +7$ V, $C_{\text{IN}} = 0.47$ $\mu$F, $C_{\text{OUT}} = 0.47$ $\mu$F, $unless otherwise noted).} \end{array}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units
OUTPUT VOLTAGE ACCURACY	V <sub>OUT</sub>	$\begin{aligned} V_{\rm IN} &= V_{\rm OUTNOM} + 0.25 \text{ V to } + 12 \text{ V} \\ I_{\rm L} &= 0.1 \text{ mA to } 200 \text{ mA} \\ T_{\rm A} &= +25^{\circ}\text{C} \\ V_{\rm IN} &= V_{\rm OUTNOM} + 0.25 \text{ V to } + 12 \text{ V} \\ I_{\rm L} &= 0.1 \text{ mA to } 150 \text{ mA} \end{aligned}$	-0.7		+0.7	%
		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{IN} = V_{OUTNOM} +0.25 \text{ V to } +12 \text{ V}$ $I_{L} = 0.1 \text{ mA to } 200 \text{ mA}$ $T_{A} = -20^{\circ}\text{C to } +85^{\circ}\text{C}$	-1.4		+1.4	%
LINE REGULATION	$\frac{\Delta V_O}{\Delta V_{IN}}$	$V_{IN} = V_{OUTNOM} + 0.25 \text{ V to } +12 \text{ V}$ $T_A = +25^{\circ}\text{C}$		0.04		mV/V
LOAD REGULATION	$rac{\Delta V_O}{\Delta I_L}$	$I_L = 0.1 \text{ mA to } 200 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		0.04		mV/mA
GROUND CURRENT	$I_{ m GND}$	$I_L = 200 \text{ mA}, T_A = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ $I_L = 150 \text{ mA}$ $I_L = 50 \text{ mA}$ $I_L = 0.1 \text{ mA}$		1.6 1.2 0.4 34	4.0 3.1 1.1 50	mA mA mA μA
GROUND CURRENT IN DROPOUT	$I_{GND}$	$V_{\rm IN} = V_{\rm OUTNOM} - 100 \text{ mV}$ $I_{\rm L} = 0.1 \text{ mA}$		37	55	μА
DROPOUT VOLTAGE	$ m V_{DROP}$	$V_{\rm OUT}$ = 98% of $V_{\rm OUTNOM}$ $I_{\rm L}$ = 200 mA, $T_{\rm A}$ = -20°C to +85°C $I_{\rm L}$ = 150 mA $I_{\rm L}$ = 1 mA		0.14 0.11 0.042 0.025	0.23 0.17 0.06 0.05	V V V
PEAK LOAD CURRENT	$I_{\rm LDPK}$	$V_{IN} = V_{OUTNOM} + 1 V$		300		mA
OUTPUT NOISE <sup>3</sup>	V <sub>NOISE</sub>	$\begin{array}{c} f = 10 \text{ Hz-}100 \text{ kHz, } C_L = 10 \mu\text{F} \\ I_L = 200 \text{ mA, } C_{NR} = 10 \text{ nF, } V_{OUT} = 3 \text{ V} \\ f = 10 \text{ Hz-}100 \text{ kHz, } C_L = 10 \mu\text{F} \\ I_L = 200 \text{ mA, } C_{NR} = 0 \text{ nF, } V_{OUT} = 3 \text{ V} \end{array}$		47 95		μV rms μV rms
SHUTDOWN THRESHOLD	$V_{THSD}$	ON OFF	2.0		0.4	V
SHUTDOWN PIN INPUT CURRENT	$I_{\mathrm{SD}}$	$0 < V_{\overline{SD}}, \le 12 \text{ V}$ $0 < V_{\overline{SD}}, \le 5 \text{ V}$		1.9 1.4	9 6	μ <b>Α</b> μ <b>Α</b>
GROUND CURRENT IN SHUTDOWN MODE	$I_{GNDSD}$	$V_{\overline{SD}} = 0 \text{ V}, V_{IN} = 12 \text{ V}$		0.01	2	μА
OUTPUT CURRENT IN SHUTDOWN MODE	$I_{OSD}$	$T_A = +25^{\circ}C @ V_{IN} = 12 V$ $T_A = +85^{\circ}C @ V_{IN} = 12 V$			1 2	μ <b>Α</b> μ <b>Α</b>
ERROR PIN OUTPUT LEAKAGE	$I_{\mathrm{EL}}$	$V_{EO} = 5 \text{ V}$			1	μΑ
ERROR PIN OUTPUT "LOW" VOLTAGE	$V_{EOL}$	$I_{SINK} = 400 \mu A$		0.19	0.40	V

#### NOTES

REV. 0 -2-

<sup>&</sup>lt;sup>1</sup>Ambient temperature of +85°C corresponds to a junction temperature of +125°C under typical full load test conditions.

<sup>&</sup>lt;sup>2</sup>Application stable with no load.

<sup>&</sup>lt;sup>3</sup>See detail in Figure 19 and Application section of data sheet.

Specifications subject to change without notice.

# ADP3330—2.5—SPECIFICATIONS (@ $T_A = -40^{\circ}$ C to +85°C, $V_{IN} = +7$ V, $C_{IN} = 0.47$ $\mu$ F, $C_{OUT} = 0.47$ $\mu$ F, unless otherwise noted). 1, 2

Parameter	Symbol	Conditions	Min	Typ	Max	Units
OUTPUT VOLTAGE ACCURACY	V <sub>OUT</sub>	$V_{IN}$ = +2.9 V to +12 V $I_L$ = 0.1 mA to 200 mA $T_A$ = +25°C $V_{IN}$ = +2.9 V to +12 V	-0.7		+0.7	%
		$I_{L} = 0.1 \text{ mA to } 150 \text{ mA}$ $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{IN} = +2.9 \text{ V to } +12 \text{ V}$ $I_{L} = 0.1 \text{ mA to } 200 \text{ mA}$	-1.4		+1.4	%
		$T_A = -20$ °C to +85°C	-1.4		+1.4	%
LINE REGULATION	$rac{\Delta V_O}{\Delta V_{IN}}$	$V_{IN}$ = +2.9 V to +12 V $T_A$ = +25°C		0.04		mV/V
LOAD REGULATION	$rac{\Delta V_O}{\Delta I_L}$	$I_L = 0.1 \text{ mA to } 200 \text{ mA}$ $T_A = +25^{\circ}\text{C}$		0.04		mV/mA
GROUND CURRENT	$I_{ m GND}$	$I_L = 200 \text{ mA}, T_A = -20^{\circ}\text{C to } +85^{\circ}\text{C}$ $I_L = 150 \text{ mA}$ $I_L = 50 \text{ mA}$ $I_L = 0.1 \text{ mA}$		1.6 1.2 0.4 34	4.0 3.1 1.1 50	mA mA mA μA
GROUND CURRENT IN DROPOUT	$I_{ m GND}$	$V_{IN} = V_{OUTNOM} - 100 \text{ mV}$ $I_{L} = 0.1 \text{ mA}$		37	55	μА
DROPOUT VOLTAGE	$ m V_{DROP}$	$V_{OUT} = 98\%$ of $V_{OUTNOM}$ $I_L = 200$ mA, $T_A = -20^{\circ}$ C to $+85^{\circ}$ C $I_L = 150$ mA $I_L = 10$ mA $I_L = 1$ mA		0.14 0.11 0.042 0.025	0.4 0.3 0.06 0.05	V V V
PEAK LOAD CURRENT	$I_{\mathrm{LDPK}}$	$V_{IN} = V_{OUTNOM} + 1 V$		300		mA
OUTPUT NOISE <sup>3</sup>	$V_{ m NOISE}$	f = 10 Hz–100 kHz, $C_L$ = 10 μF $I_L$ = 200 mA, $C_{NR}$ = 10 nF, $V_{OUT}$ = 3 V f = 10 Hz–100 kHz, $C_L$ = 10 μF $I_L$ = 200 mA, $C_{NR}$ = 0 nF, $V_{OUT}$ = 3 V		47 95		μV rms μV rms
SHUTDOWN THRESHOLD	$V_{THSD}$	ON OFF	2.0		0.4	V V
SHUTDOWN PIN INPUT CURRENT	$I_{\mathrm{SD}}$	$ 0 < V_{\overline{SD}}, \le 12 \text{ V} $ $ 0 < V_{\overline{SD}}, \le 5 \text{ V} $		1.9 1.4	9 6	μA μA
GROUND CURRENT IN SHUTDOWN MODE	$I_{ m GNDSD}$	$V_{\overline{SD}} = 0 \text{ V}, V_{IN} = 12 \text{ V}$		0.01	2	μА
OUTPUT CURRENT IN SHUTDOWN MODE	$I_{OSD}$	$T_A = +25$ °C @ $V_{IN} = 12 \text{ V}$ $T_A = +85$ °C @ $V_{IN} = 12 \text{ V}$			1 2	μ <b>Α</b> μ <b>Α</b>
ERROR PIN OUTPUT LEAKAGE	$I_{\mathrm{EL}}$	$V_{EO} = 5 \text{ V}$			1	μА
ERROR PIN OUTPUT "LOW" VOLTAGE	V <sub>EOL</sub>	I <sub>SINK</sub> = 400 μA		0.19	0.40	v

Specifications subject to change without notice.

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>Ambient temperature of +85°C corresponds to a junction temperature of +125°C under typical full load test conditions.

<sup>&</sup>lt;sup>2</sup>Application stable with no load.

<sup>&</sup>lt;sup>3</sup>See detail in Figure 19 and Application section of data sheet.

#### **ABSOLUTE MAXIMUM RATINGS\***

Input Supply Voltage
Shutdown Input Voltage0.3 V to +16 V
Power DissipationInternally Limited
Operating Ambient Temperature Range40°C to +85°C
Operating Junction Temperature Range40°C to +125°C
$\theta_{JA}$ (4-Layer Board) +165°C/W
$\theta_{JA}$ (2-Layer Board) +190°C/W
$\theta_{\rm JC}$ +92°C/W
Storage Temperature Range65°C to +150°C
Lead Temperature Range (Soldering 10 sec) +300°C
Vapor Phase (60 sec)+215°C
Infrared (15 sec)+220°C

<sup>\*</sup>This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged.

#### **ORDERING GUIDE**


Model	Voltage Output	Package Option*	Marking Code
ADP3330ART-2.5	2.5 V	RT-6 (SOT-23-6)	L1B
ADP3330ART-2.75	2.75 V	RT-6 (SOT-23-6)	L2B
ADP3330ART-2.85	2.85 V	RT-6 (SOT-23-6)	L3B
ADP3330ART-3	3.0 V	RT-6 (SOT-23-6)	L4B
ADP3330ART-3.3	3.3 V	RT-6 (SOT-23-6)	L5B
ADP3330ART-3.6	3.6 V	RT-6 (SOT-23-6)	L6B

<sup>\*</sup>Contact the factory for the availability of other output voltage options.

#### PIN FUNCTION DESCRIPTIONS

Pin	Name	Function
1	OUT	Output of the Regulator. Bypass to ground with a $0.47~\mu\mathrm{F}$ or larger capacitor.
2	IN	Regulator Input.
3	ERR	Open Collector Output that goes low to indicate that the output is about to go out of regulation.
4	GND	Ground Pin.
5	NR	Noise Reduction Pin. Used for further reduction of output noise (see text for detail). No connection if not used.
6	SD	Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, this pin should be connected to the input pin.

#### PIN CONFIGURATION



#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3330 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0

# **Typical Performance Characteristics—ADP3330**




Figure 2. Line Regulation Output Voltage vs. Supply Voltage




Figure 3. Output Voltage vs. Load Current




Figure 4. Ground Current vs. Supply Voltage




Figure 5. Ground Current vs. Load Current




Figure 6. Output Voltage Variation % vs. Junction Temperature




Figure 7. Ground Current vs. Junction Temperature




Figure 8. Dropout Voltage vs. Output Current




Figure 9. Power-Up/Power-Down




Figure 10. Power-Up Response

REV. 0 -5-




Figure 11. Line Transient Response




Figure 12. Line Transient Response




Figure 13. Load Transient Response




Figure 14. Load Transient Response




Figure 15. Short Circuit Current




Figure 16. Turn On-Turn Off Response




Figure 17. Power Supply Ripple Rejection




Figure 18. RMS Noise vs.  $C_L$  (10 Hz–100 kHz)




Figure 19. Output Noise Density

-6- REV. 0

#### THEORY OF OPERATION

The new anyCAP LDO ADP3330 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2 which is varied to provide the available output voltage options. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.




Figure 20. Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that at equilibrium it produces a large, temperature-proportional input "offset voltage" that is repeatable and very well controlled. The temperature-proportional offset voltage is combined with the complementary diode voltage to form a "virtual bandgap" voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the tradeoff of noise sources that leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the bandgap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1, and a second divider consisting of R3 and R4, the values are chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider so that the error resulting from base current loading in conventional circuits is avoided.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole splitting arrangement to achieve reduced sensitivity to the value, type and ESR of the load capacitance.

Most LDOs place strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

With the ADP3330 any CAP LDO, this is no longer true. It can be used with virtually any good quality capacitor, with no constraint on the minimum ESR. The innovative design allows the circuit to be stable with just a small 0.47  $\mu$ F capacitor on the output. Additional advantages of the pole splitting scheme include superior line noise rejection and very high regulator gain which leads to excellent line and load regulation. An impressive  $\pm 1.4\%$  accuracy is guaranteed over line, load and temperature.

Additional features of the circuit include current limit, thermal shutdown and noise reduction. Compared to standard solutions that give warning after the output has lost regulation, the ADP3330 provides improved system performance by enabling the ERR pin to give warning just before the device loses regulation.

As the chip's temperature rises above  $+165^{\circ}$ C, the circuit activates a soft thermal shutdown, indicated by a signal low on the  $\overline{ERR}$  pin, to reduce the current to a safe level.

To reduce the noise gain of the loop, the node of the main divider network (a), as shown in Figure 20 is made available at the noise reduction (NR) pin which can be bypassed with a small capacitor (10 nF-100 nF).

REV. 0 -7-

#### APPLICATION INFORMATION

#### **Capacitor Selection**

Output Capacitors: as with any micropower device, output transient response is a function of the output capacitance. The ADP3330 is stable with a wide range of capacitor values, types and ESR (anyCAP). A capacitor as low as 0.47  $\mu F$  is all that is needed for stability; larger capacitors can be used if high output current surges are anticipated. The ADP3330 is stable with extremely low ESR capacitors (ESR  $\approx$  0), such as Multilayer Ceramic Capacitors (MLCC) or OSCON. Note that the effective capacitance of some capacitor types may fall below the minimum at cold temperature. Ensure that the capacitor provides more than 0.47  $\mu F$  at minimum temperature.

Input Bypass Capacitor: an input bypass capacitor is not strictly required but it is advisable in any application involving long input wires or high source impedance. Connecting a 0.47  $\mu F$  capacitor from IN to ground reduces the circuit's sensitivity to PC board layout. If a larger value output capacitor is used, then a larger value input capacitor is also recommended.

#### **Noise Reduction**

A noise reduction capacitor ( $C_{NR}$ ) can be used to further reduce the noise by 6 dB–10 dB (Figure 21). Low leakage capacitors in 10 nF–100 nF range provide the best performance. Since the noise reduction pin (NR) is internally connected to a high impedance node, any connection to this node should be carefully done to avoid noise pickup from external sources. The pad connected to this pin should be as small as possible. Long PC board traces are not recommended.






Figure 21. Noise Reduction Circuit

#### Chip-on-Lead Package

The ADP3330 uses a patented Chip-On-Lead package design to ensure the best thermal performance in an SOT-23 footprint. In a standard SOT-23, the majority of the heat flows out of the ground pin. This new package uses a thermally conductive pad which allows all pins to contribute to heat conduction. This technique reduces the thermal resistance to 190°C/W on a 2 layer board as compared to >220°C/W for a standard SOT-23 leadframe. Figure 22 shows the difference between the standard SOT-23 and the Chip-On-Lead leadframes.



#### a. Conventional RT-6 (SOT-23-6) Package



b. Chip-On-Lead Package Figure 22.

#### Thermal Overload Protection

The ADP3330 is protected against damage due to excessive power dissipation by its thermal overload protection circuit which limits the die temperature to a maximum of +165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where die temperature starts to rise above +165°C, the output current is reduced until the die temperature has dropped to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed +125°C.

#### **Calculating Junction Temperature**

Device power dissipation is calculated as follows:

$$P_D = (V_{IN} - V_{OUT}) I_{LOAD} + (V_{IN}) I_{GND}$$

Where  $I_{LOAD}$  and  $I_{GND}$  are load current and ground current,  $V_{IN}$  and  $V_{OUT}$  are input and output voltages respectively.

Assuming  $I_{LOAD}$  = 200 mA,  $I_{GND}$  = 4 mA,  $V_{IN}$  = 4.2 V and  $V_{OUT}$  = 3.0 V, device power dissipation is:

$$P_D = (4.2 - 3) \ 200 \ mA + 4.2 \ (4 \ mA) = 257 \ mW$$

The proprietary package used in the ADP3330 has a thermal resistance of +165°C/W, significantly lower than a standard 6-lead SOT-23 package.

Junction temperature above ambient temperature will be approximately equal to:

$$0.257 W \times 165 ^{\circ}C/W = 42.4 ^{\circ}C$$

To limit the maximum junction temperature to +125°C, maximum allowable ambient temperature will be:

$$T_{AMAX} = 125 \,{}^{\circ}\!C - 42.4 \,{}^{\circ}\!C = 82.6 \,{}^{\circ}\!C$$

-8- REV. 0

#### **Printed Circuit Board Layout Considerations**

All surface mount packages rely on the traces of the PC board to conduct heat away from the package.

In standard packages the dominant component of the heat resistance path is the plastic between the die attach pad and the individual leads. In typical thermally enhanced packages one or more of the leads are fused to the die attach pad, significantly decreasing this component. To make the improvement meaningful, however, a significant copper area on the PCB must be attached to these fused pins.

The patented chip-on-lead frame design of the ADP3330 uniformly minimizes the value of the dominant portion of the thermal resistance. It ensures that heat is conducted away by all pins of the package. This yields a very low  $165^{\circ}\text{C/W}$  thermal resistance for an SOT-23-6 package, without any special board layout requirements, just relying on the normal traces connected to the leads. This yields a 17% improvement in heat dissipation capability as compared to a standard SOT-23-6 package. The thermal resistance can be decreased by, approximately, an additional 10% by attaching a few square cm of copper area to the  $V_{\rm IN}$  pin of the ADP3303 package.

It is not recommended to use solder mask or silkscreen on the PCB traces adjacent to the ADP3330's pins since it will increase the junction to ambient thermal resistance of the package.

#### Error Flag Dropout Detector

The ADP3330 will maintain its output voltage over a wide range of load, input voltage and temperature conditions. If the output is about to lose regulation by reducing the supply voltage below the combined regulated output and dropout voltages, the ERRor flag will be activated. The ERR output is an open collector, which will be driven low.

Once set, the  $\overline{\text{ERR}}$  or flag's hysteresis will keep the output low until a small margin of operating range is restored either by raising the supply voltage or reducing the load.

#### Shutdown Mode

Applying a TTL high signal to the shutdown pin, or tying it to the input pin, will turn the output ON. Pulling the shutdown pin down to 0.4~V or below, or tying it to ground, will turn the output OFF. In shutdown mode, quiescent current is reduced to much less than  $1~\mu A$ .

#### Low Power, Low Dropout Applications

ADP3330 is well suited for applications such as cellular phone handsets that require low quiescent current and low dropout voltage features. ADP3330 draws 34  $\mu$ A typical under light load situations (i.e., load current = 100  $\mu$ A), which results in low power consumption when the cell phone is in standby mode.

Figure 23 shows an application in which the ADP3330 is used in a handset to provide 2.75 V nominal output voltage. The cell phone is powered from 3 cell NiCd or 1 cell Li-Ion battery. ADP3330 guarantees an accuracy of 1.4%, even when the input/output differential is merely 250 mV (worst case). This implies that the output is regulated and within specification even when the battery voltage has reached its end-of-discharge voltage of 3 V. The output voltage never falls below 2.7 V, even under line and load transient conditions. The low dropout feature coupled with the high accuracy of the ADP3330 ensures that the system is reliably powered until the end of the life of the battery, which results in increased system talk time.




Figure 23. LDO Budgeting for a 3 Cell NiCd/1 Cell Li-lon Supply

REV. 0 –9–

#### APPLICATION CIRCUITS

#### **Crossover Switch**

The circuit in Figure 24 shows that the ADP3303 and ADP3330 can be used to form a mixed supply voltage system. The output switches between two different levels selected by an external digital input. Output voltages can be any combination of voltages from the Ordering Guide of the data sheet.




Figure 24. Crossover Switch

#### **Higher Output Current**

The ADP3330 can source up to 200 mA at room temperature without any heatsink or pass transistor. If higher current is needed, an appropriate pass transistor can be used, as in Figure 25, to increase the output current to 1 A.





Figure 25. High Output Current Linear Regulator

-10- REV. 0

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 6-Lead Surface Mount RT-6 (SOT-23)



REV. 0 -11-