

# IRFM210B

# 200V N-Channel MOSFET

### **General Description**


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supplies, DC-AC converters for uninterrupted power supply and motor control.

#### **Features**

- 0.77A, 200V,  $R_{DS(on)}$  = 1.5 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 7.2 nC)
- Low Crss (typical 6.8 pF)
- Fast switching
- · Improved dv/dt capability





# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		IRFM210B	Units	
V <sub>DSS</sub>	Drain-Source Voltage		200	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°	°C)	0.77	А	
	- Continuous (T <sub>C</sub> = 70°	°C)	0.61	А	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	6.0	А	
V <sub>GSS</sub>	Gate-Source Voltage		± 30	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	40	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	0.77	А	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	0.2	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns	
$P_{D}$	Power Dissipation (T <sub>C</sub> = 25°C)		2.0	W	
	- Derate above 25°C		0.016	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

# **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		61	°C/W

<sup>\*</sup> When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	S	Min	Тур	Max	Units
Off Cha	aracteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$			200			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced	$I_D = 250 \mu A$ , Referenced to 25°C				V/°C
I <sub>DSS</sub>	7 0 1 1/1 5 1 0 1	V <sub>DS</sub> = 200 V, V <sub>GS</sub> = 0 V				10	μΑ
	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 160 V, T <sub>C</sub> = 125°C	2			100	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 30 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
On Cha	racteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		2.0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 0.39 \text{ A}$			1.16	1.5	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 40 \text{ V}, I_{D} = 0.39 \text{ A}$	(Note 4)		1.1		S
	ic Characteristics			1		Γ	
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$			175	225	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		30	40	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance				6.8	9.0	pF
Switchi	ing Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 100 V, I <sub>D</sub> = 3.3 A,			5.2	20	ns
t <sub>r</sub>	Turn-On Rise Time	$R_G = 25 \Omega$			35	80	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1.6 20 22			20	50	ns
t <sub>f</sub>	Turn-Off Fall Time		(Note 4, 5)		25	60	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 160 V, I <sub>D</sub> = 3.3 A,			7.2	9.3	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V			1.3		nC
Q <sub>gd</sub>	Gate-Drain Charge	(Note 4, 5)			3.5		nC
Drain-S	Source Diode Characteristics a	nd Maximum Rating	s				
I <sub>S</sub>	Maximum Continuous Drain-Source Did				0.77	Α	
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current					6.0	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 0.77 \text{ A}$				1.5	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_{S} = 3.3 \text{ A},$			106		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F / dt = 100 \text{ A/}\mu\text{s}$ (Note 4)			0.37		μС

**Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 101mH, I<sub>AS</sub> = 0.77A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25 Ω, Starting T<sub>J</sub> = 25°C 3. I<sub>SD</sub>  $\leq$  3.3A, di/dt  $\leq$  300A/μs, V<sub>DD</sub>  $\leq$  BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C 4. Pulse Test : Pulse width  $\leq$  300μs, Duty cycle  $\leq$  2% 5. Essentially independent of operating temperature

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2001 Fairchild Semiconductor Corporation Rev. B, November 2001

# Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs Temperature

Figure 8. On-Resistance Variation vs Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve


# **Gate Charge Test Circuit & Waveform**




# **Resistive Switching Test Circuit & Waveforms**





# **Unclamped Inductive Switching Test Circuit & Waveforms**




### Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current



# Package Dimensions

# SOT-223





Dimensions in Millimeters

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST <sup>®</sup>	OPTOLOGIC™	SMART START™	$VCX^{TM}$
FASTr™	OPTOPLANAR™	STAR*POWER™	
FRFET™	PACMAN™	Stealth™	
GlobalOptoisolator™	POP™	SuperSOT™-3	
GTO™	Power247™	SuperSOT™-6	
HiSeC™	PowerTrench <sup>®</sup>	SuperSOT™-8	
ISOPLANAR™	QFET™	SyncFET™	
LittleFET™	QS™	TruTranslation™	
MicroFET™	QT Optoelectronics™	TinyLogic™	
MicroPak™	Quiet Series™	UHC™	
MICROWIRE™	SLIENT SWITCHER®	UltraFET <sup>®</sup>	
	FASTr <sup>TM</sup> FRFET <sup>TM</sup> GlobalOptoisolator <sup>TM</sup> GTO <sup>TM</sup> HiSeC <sup>TM</sup> ISOPLANAR <sup>TM</sup> LittleFET <sup>TM</sup> MicroFET <sup>TM</sup> MicroPak <sup>TM</sup>	FASTr <sup>TM</sup> OPTOPLANAR <sup>TM</sup> FRFET <sup>TM</sup> PACMAN <sup>TM</sup> GlobalOptoisolator <sup>TM</sup> POP <sup>TM</sup> GTO <sup>TM</sup> Power247 <sup>TM</sup> HiSeC <sup>TM</sup> PowerTrench <sup>®</sup> ISOPLANAR <sup>TM</sup> QFET <sup>TM</sup> LittleFET <sup>TM</sup> QS <sup>TM</sup> MicroFET <sup>TM</sup> QT Optoelectronics <sup>TM</sup> MicroPak <sup>TM</sup> Quiet Series <sup>TM</sup>	FASTr <sup>TM</sup> OPTOPLANAR <sup>TM</sup> STAR*POWER <sup>TM</sup> FRFET <sup>TM</sup> PACMAN <sup>TM</sup> Stealth <sup>TM</sup> GlobalOptoisolator <sup>TM</sup> POP <sup>TM</sup> SuperSOT <sup>TM</sup> -3 GTO <sup>TM</sup> Power247 <sup>TM</sup> SuperSOT <sup>TM</sup> -6 HiSeC <sup>TM</sup> PowerTrench <sup>®</sup> SuperSOT <sup>TM</sup> -8 ISOPLANAR <sup>TM</sup> QFET <sup>TM</sup> SyncFET <sup>TM</sup> LittleFET <sup>TM</sup> QS <sup>TM</sup> TruTranslation <sup>TM</sup> MicroFET <sup>TM</sup> QT Optoelectronics <sup>TM</sup> TinyLogic <sup>TM</sup> MicroPak <sup>TM</sup> Quiet Series <sup>TM</sup> UHC <sup>TM</sup>

STAR\*POWER is used under license

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation Rev. H4

Search:

Go

DATASHEETS, SAMPLES, BUY TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Models

Qualification Support

Home >> Find products >>

# IRFM210B

200V N-Channel B-FET / Substitute of IRFM210A

#### Contents

- General description
- Features
- Product status/pricing/packaging
- Order Samples

#### **General description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supplies, DC-AC converters for uninterrupted power supply and motor control.

#### back to top

#### **Features**

- 0.77A, 200V
  - $\circ$  R<sub>DS(on)</sub> = 1.5 $\Omega$  @V<sub>GS</sub> = 10 V
- Low gate charge (typical 7.2 nC)
- Low Crss (typical 6.8 pF)
- Fast switching
- Improved dv/dt capability

#### back to top

Product status/pricing/packaging

BUY

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

#### **Related Links**

Request samples

How to order products

**Product Change Notices** (PCNs)

Support

Sales support

Quality and reliability

Design center

Product	Product status	Pb-free Status	Package type	Leads	Packing method	Package Marking Convention**
IRFM210BTF_FP001	Not recommended for new designs	0	SOT-223	3	TAPE REEL	Line 1: \$Y (Fairchild logo) &Z (Asm. Plant Code) &4 (4-Digit Date Code) Line 2: IRFM210B



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product IRFM210B is available. Click here for more information.

### back to top

#### Models

Package & leads	Condition	Temperature range	Software version	Revision date			
PSPICE							
SOT-223-3 <u>Electrical</u> -50°C to 150°C 9.2 Feb 27, 2002							

### back to top

# **Qualification Support**

Click on a product for detailed qualification data



### back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |