


# Bi-Quinary Counter

The MC10138 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.

Set or reset input override the clock, allowing asynchronous "set" or "clear." Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

$P_D = 370 \text{ mW typ/pkg (No Load)}$   
 $f_{\text{log}} = 150 \text{ MHz typ}$   
 $t_r, t_f = 2.5 \text{ ns typ (20\%--80\%)}$

### LOGIC DIAGRAM



### COUNTER TRUTH TABLES

#### BI-QUINARY

(Clock connected to C2  
and Q3 connected to C1)



COUNT	Q1	Q2	Q3	Q0
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	L	L	L	H
6	H	L	L	H
7	L	H	L	H
8	H	H	L	H
9	L	L	H	H

#### BCD

(Clock connected to C1  
and Q0 connected to C2)

COUNT	Q0	Q1	Q2	Q3
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

### COUNTER STATE DIAGRAM — POSITIVE LOGIC



# MC10138



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620-10




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648-08



**FN SUFFIX**  
PLCC  
CASE 775-02

### DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6-11.


3




ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits						Unit			
			-30°C		+25°C			+85°C				
			Min	Max	Min	Typ	Max	Min		Max		
Power Supply Drain Current	$I_E$	8		97		70	88		97	mAdc		
Input Current	$I_{inH}$	12		350			220		220	$\mu$ Adc		
		5,6,10,11		390			245		245			
		7		460			290		290			
		9		650			410					
	$I_{inL}$	All	0.5		0.5			0.3		$\mu$ Adc		
Output Voltage Logic 1	VOH	3,14 (3.)	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc		
		2,4,13,15 (2.)	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700			
Output Voltage Logic 0	VOL	3,14 (2.)	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc		
		2,4,13,15 (3.)	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615			
Threshold Voltage Logic 1	VOHA	2,4,13,15 (2.)	-1.080		-0.980			-0.910		Vdc		
		3,14 (3.)	-1.080		-0.980			-0.910				
		13,15 (2.)	-1.080		-0.980			-0.910				
Threshold Voltage Logic 0	VOLA	2,4,13,15 (3.)		-1.655			-1.630		-1.595	Vdc		
		3,14 (2.)		-1.655			-1.630		-1.595			
		13,15 (3.)		-1.655			-1.630		-1.595			
Switching Times (50Ω Load)										ns		
Propagation Clock Delays Delay	$t_{12+15+}$ $t_{12+14+}$ $t_{7+13+}$ $t_{7+4+}$ $t_{7+2+}$ $t_{7+3+}$ $t_{12+15-}$ $t_{12+14-}$ $t_{7+13-}$ $t_{7+4-}$ $t_{7+2-}$ $t_{7+3-}$	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3			
		14	1.4	5.0	1.5	3.5	4.8	1.5	5.3			
		13	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		4	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		2	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		3	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		15	1.4	5.0	1.5	3.5	4.8	1.5	5.3			
		14	1.4	5.0	1.5	3.5	4.8	1.5	5.3			
		13	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		4	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		2	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		3	1.4	5.2	1.5	3.5	5.0	1.5	5.5			
		Set Delay	$t_{11+15+}$ $t_{11+14-}$	15	1.4	5.2	1.5		5.0		1.5	5.5
				14	1.4	5.2	1.5		5.0		1.5	5.5
Reset Delay	$t_{9+14+}$ $t_{9+15-}$	14	1.4	5.2	1.5		5.0	1.5	5.5			
		15	1.4	5.2	1.5		5.0	1.5	5.5			
Rise Time (20 to 80%)	$t_{14+}$ $t_{15+}$	14	1.1	4.7	1.1	2.5	4.5	1.1	5.0			
		15	1.1	4.7	1.1	2.5	4.5	1.1	5.0			
Fall Time (20 to 80%)	$t_{14-}$ $t_{15-}$	14	1.1	4.7	1.1	2.5	4.5	1.1	5.0			
		15	1.1	4.7	1.1	2.5	4.5	1.1	5.0			
Counting Frequency	$f_{count}$	2	125		125	150		125		MHz		
		15	125		125	150		125				



1. Individually test each input; apply  $V_{ILmin}$  to pin under test.

2. Set all four flip-flops by applying pulse  to pins 5, 6, 10, and 11 prior to applying test voltage indicated.

3. Reset all four flip-flops by applying pulse  to pin 9 prior to applying test voltage indicated.

**ELECTRICAL CHARACTERISTICS** (continued)

Characteristic		@ Test Temperature -30°C +25°C +85°C		TEST VOLTAGE VALUES (Volts)					(V <sub>CC</sub> ) Gnd	
				V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>		
				TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
Symbol	Pin Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>				
Power Supply Drain Current	I <sub>E</sub>	8	9			8	1, 16			
Input Current	I <sub>inH</sub>	12	12			8	1, 16			
		5,6,10,11	5,6,10,11			8	1, 16			
	I <sub>inL</sub>	7	7			8	1, 16			
		9	9			8	1, 16			
Output Voltage	Logic 1	V <sub>OH</sub>	3,14 (3)	9			8	1, 16		
			2,4,13,15 (2)	5,6,10,11			8	1, 16		
Output Voltage	Logic 0	V <sub>OL</sub>	3,14 (2)	5,6,10,11			8	1, 16		
			2,4,13,15 (3)	9			8	1, 16		
Threshold Voltage	Logic 1	V <sub>OHA</sub>	2,4,13,15 (2)		5,6,10,11		8	1, 16		
			3,14 (3)		9		8	1, 16		
			13,15 (2)		7,12		8	1, 16		
Threshold Voltage	Logic 0	V <sub>OLA</sub>	2,4,13,15 (3)			5,6,10,11	8	1, 16		
			3,14 (2)			9	8	1, 16		
			13,15 (3)			7,12	8	1, 16		
Switching Times (50Ω Load)					Pulse In	Pulse Out	-3.2 V	+2.0 V		
Propagation Delay	Clock Delays	t <sub>12+15+</sub>	15			12	15	8	1, 16	
		t <sub>12+14+</sub>	14			12	14	8	1, 16	
		t <sub>7+13+</sub>	13			7	13	8	1, 16	
		t <sub>7+4+</sub>	4			7	4	8	1, 16	
		t <sub>7+2+</sub>	2			7	2	8	1, 16	
		t <sub>7+3+</sub>	3			7	3	8	1, 16	
		t <sub>12+15-</sub>	15			12	15	8	1, 16	
		t <sub>12+14-</sub>	14			12	14	8	1, 16	
		t <sub>7+13-</sub>	13			7	13	8	1, 16	
		t <sub>7+4-</sub>	4			7	4	8	1, 16	
		t <sub>7+2-</sub>	2			7	2	8	1, 16	
		t <sub>7+3-</sub>	3			7	3	8	1, 16	
		Set Delay	t <sub>11+15+</sub>	15			11	15	8	1, 16
			t <sub>11+14-</sub>	14			11	14	8	1, 16
Reset Delay	t <sub>9+14+</sub>	14			9	14	8	1, 16		
	t <sub>9+15-</sub>	15			9	15	8	1, 16		
Rise Time (20 to 80%)	t <sub>14+</sub>	14			11	14	8	1, 16		
	t <sub>15+</sub>	15			11	15	8	1, 16		
Fall Time (20 to 80%)	t <sub>14-</sub>	14			9	14	8	1, 16		
	t <sub>15-</sub>	15			9	15	8	1, 16		
Counting Frequency	f <sub>count</sub>	2			7	2	8	1, 16		
		15			12	15	8	1, 16		

1. Individually test each input; apply V<sub>ILmin</sub> to pin under test.
2. Set all four flip-flops by applying pulse  to pins 5, 6, 10, and 11 prior to applying test voltage indicated.
3. Reset all four flip-flops by applying pulse  to pin 9 prior to applying test voltage indicated.

3