



# Spread Spectrum BX System Frequency Generator

#### **Features**

- Maximized EMI suppression using Cypress's Spread Spectrum technology
- · Four copies of CPU output
- Eight copies of PCI output (Synchronous w/CPU output)
- Two copies of 14.318-MHz IOAPIC output
- Two copies of 48-MHz USB output
- Three buffered copies of 14.318-MHz reference input
- Input is a 14.318-MHz XTAL or reference signal
- Selectable 100-MHz or 66-MHz CPU outputs
- Power management control input pins
- · Test mode and output three-state capability

#### **Key Specifications**

Supply Voltages:	$V_{DDQ3} = 3.3V \pm 5\%$
------------------	---------------------------

 $V_{DDQ2} = 2.5V \pm 5\%$  or  $3.3V \pm 5\%$ 


CPU0:3 Jitter (Cycle to Cycle):	. 200 ps
CPU0:3 Clock Skew:	. 175 ps
PCI_F, PCI1:7 Clock Skew:	. 500 ps
CPU to PCI Clock Skew:1.5 to 4.0 ns (CPU	Leads)
Logic inputs have 250-kΩ pull-up resistors except SEL	100/66#.

**Table 1. Pin Selectable Frequency** 

SEL 100/66#	SEL1	SEL0	CPU (MHz)	PCI (MHz)	SPREAD#=0
0	0	0	HI-Z	HI-Z	Don't Care
0	0	1	66.6	33.3	±0.9% Center
0	1	0	66.6	33.3	–1% Down
0	1	1	66.6	33.3	–0.5% Down
1	0	0	X1/2	X1/6	Don't Care
1	0	1	100	33.3	±0.9% Center
1	1	0	100	33.3	-1% Down
1	1	1	100	33.3	-0.5% Down

www.SpectraLinear.com







# **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:3	40, 39, 36, 35	0	<b>CPU Clock Outputs 0 through 3:</b> These four CPU clock outputs are controlled by the CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2.
PCI1:7	8, 10, 11, 13, 14, 16, 17	0	<b>PCI Bus Clock Outputs 1 through 7:</b> These seven PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
PCI_F	7	0	<b>Fixed PCI Clock Output:</b> Unlike PCI1:7 outputs, this output is not controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
CPU_STOP#	30	I	<b>CPU_STOP# Input:</b> When brought LOW, clock outputs CPU0:3 are stopped LOW after completing a full clock cycle (2–3 CPU clock latency). When brought HIGH, clock outputs CPU0:3 start beginning with a full clock cycle (2–3 CPU clock latency).
PCI_STOP#	31	I	<b>PCI_STOP# Input:</b> The PCI_STOP# input enables the PCI 1:7 outputs when HIGH and causes them to remain at logic 0 when LOW. The PCI_STOP signal is latched on the rising edge of PCI_F. Its effects take place on the next PCI_F clock cycle.
SPREAD#	28	I	SPREAD# Input: When brought LOW this pin activates Spread Spectrum clocking.
APIC0:1	45, 44	0	I/O APIC Clock Outputs: Provides 14.318-MHz fixed frequency. The output voltage swing is controlled by VDDQ2.
48MHz	22, 23	0	<b>48-MHz Outputs:</b> Fixed clock outputs at 48 MHz. Output voltage swing is controlled by voltage applied to VDDQ3.
REF0:2	1, 2, 47	0	Fixed 14.318-MHz Outputs 0 through 2: Used for various system applications. Output voltage swing is controlled by voltage applied to VDDQ3.
SEL100/66# SEL1:0	25, 26, 27	I	Frequency Selection Input: Selects power-up default CPU clock frequency as shown in Table 1 on page 1.
X1	4	I	Crystal Connection or External Reference Frequency Input: Connect to either a 14.318-MHz crystal or reference signal.
X2	5	I	<b>Crystal Connection:</b> An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
PWR_DWN#	29	ı	<b>Power Down Control:</b> When this input is LOW, device goes into a low-power condition. All outputs are held LOW while in power-down. CPU and PCI clock outputs are stopped LOW after completing a full clock cycle (2–3 CPU clock cycle latency). When brought HIGH, CPU, SDRAM and PCI outputs start with a full clock cycle at full operating frequency (3 ms maximum latency).
VDDQ3	9, 15, 19, 21, 33, 48	Р	Power Connection: Connect to 3.3V supply.
VDDQ2	37,41,46	Р	<b>Power Connection:</b> Power supply for CPU0:3 and APIC0:1 output buffers. Connect to 2.5V supply or 3.3V supply.
GND	3, 6, 12, 18, 20, 24, 32, 34, 38, 43	G	<b>Ground Connection:</b> Connect all ground pins to the common system ground plane.
NC	42	-	No Connect: Do not connect.



## **Spread Spectrum Clocking**

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in *Figure 1*.

As shown in *Figure 1*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:

$$dB = 6.5 + 9*log_{10}(P) + 9*log_{10}(F)$$

Where *P* is the percentage of deviation and *F* is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in Figure 2. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is -0.5%, -1.0%, or  $\pm 0.9\%$  of the selected frequency. Figure 2 details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.

Spread Spectrum clocking is activated or deactivated by selecting the appropriate values for SPREAD#.





Figure 1. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation



**Figure 2. Typical Modulation Profile** 



# Absolute Maximum Ratings[1]

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other condi-

tions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
$V_{DD}$ , $V_{IN}$	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>B</sub>	Ambient Temperature under Bias	−55 to +125	°C
ESD <sub>PROT</sub>	Input ESD Protection	2 (min.)	kV

# **DC Electrical Characteristics:** $T_A = 0$ °C to +70°C, $V_{DDO3} = 3.3V\pm5\%$ , $V_{DDO2} = 2.5V\pm5\%$

Parameter	Descri	ption	Test Condition	Min.	Тур.	Max.	Unit
Supply Cu	ırrent		1		ı	l	1
I <sub>DDQ3</sub>	3.3V Supply Current		CPU0:3 = 100 MHz Outputs Loaded <sup>[2]</sup>			120	mA
I <sub>DDQ2</sub>	2.5V Supply Current		CPU0:3 = 100 MHz Outputs Loaded <sup>[2]</sup>			65	mA
Logic Inpu	ıts		•				
V <sub>IL</sub>	Input Low Voltage			GND - 0.3		0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		$V_{DD} + 0.3$	V
I <sub>IL</sub>	Input Low Current <sup>[3]</sup>					-25	μΑ
I <sub>IH</sub>	Input High Current <sup>[3]</sup>					10	μΑ
I <sub>IL</sub>	Input Low Current (SEL1	00/66#)				-5	μΑ
I <sub>IH</sub>	Input High Current (SEL100/66#)					5	μΑ
Clock Out	puts		•				
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage		$I_{OH} = -1 \text{ mA}$	3.1			V
V <sub>OH</sub>	Output High Voltage	CPU0:3, APIC0:1	I <sub>OH</sub> = -1 mA	2.2			V
I <sub>OL</sub>	Output Low Current	CPU0:3	V <sub>OL</sub> = 1.25V	45	65	100	mA
		PCI_F, PCI1:7	V <sub>OL</sub> = 1.5V	70	100	145	mA
		APIC0:1	V <sub>OL</sub> = 1.25V	60	90	140	mA
		REF0:2	V <sub>OL</sub> = 1.5V	45	65	100	mA
		48MHz	V <sub>OL</sub> = 1.5V	45	65	100	mA
I <sub>OH</sub>	Output High Current	CPU0:3	V <sub>OL</sub> = 1.25V	45	65	100	mA
		PCI_F, PCI1:7	V <sub>OL</sub> = 1.5V	65	95	135	mA
		APIC0:1	V <sub>OL</sub> = 1.25V	55	80	115	mA
		REF0:2	V <sub>OL</sub> = 1.5V	45	65	100	mA
		48MHz	V <sub>OL</sub> = 1.5V	45	65	100	mA

- Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
   All clock outputs loaded with 6" 60Ω transmission lines with 20-pF capacitors.
- 3. W48C101-01 logic inputs have internal pull-up devices, except SEL100/66# (pull-ups not full CMOS level).



# **DC Electrical Characteristics:** $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $V_{DDQ2} = 2.5V \pm 5\%$ (continued)

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit				
Crystal Os	Crystal Oscillator									
V <sub>TH</sub>	X1 Input Threshold Voltage <sup>[4]</sup>			1.65		V				
C <sub>LOAD</sub>	Load Capacitance, as seen by External Crystal <sup>[5]</sup>			14		pF				
C <sub>IN,X1</sub>	X1 Input Capacitance <sup>[6]</sup>	Pin X2 unconnected		28		pF				
Pin Capac	itance/Inductance									
C <sub>IN</sub>	Input Pin Capacitance	Except X1 and X2			5	pF				
C <sub>OUT</sub>	Output Pin Capacitance				6	pF				
L <sub>IN</sub>	Input Pin Inductance				7	nΗ				

#### **AC Electrical Characteristics**

# $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $V_{DDQ2} = 2.5V \pm 5\%$ , $f_{XTL} = 14.31818$ MHz

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

#### CPU Clock Outputs, CPU0:3 (Lump Capacitance Test Load = 20 pF)

			CPU = 66.6 MHz			CPU	= 100	MHz	
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t <sub>P</sub>	Period	Measured on rising edge at 1.25V	15		15.5	10		10.5	ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.0V	5.2			3.0			ns
t_	Low Time	Duration of clock cycle below 0.4V	5.0			2.8			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	45		55	%
t <sub>JC</sub>	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V.  Maximum difference of cycle time between two adjacent cycles.			200			200	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.25V			175			175	ps
f <sub>ST</sub>	Frequency Stabili- zation from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20			20		Ω

#### Notes

Rev 1.0, November 28, 2006

<sup>4.</sup> X1 input threshold voltage (typical) is  $V_{DD}/2$ .

<sup>5.</sup> The W48C101-01 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal.

<sup>6.</sup> X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).



## PCI Clock Outputs, PCI1:7 and PCI\_F (Lump Capacitance Test Load = 30 pF

			CPU =	66.6/10	0 MHz	
Parameter	Description	Test Condition/Comments		Тур.	Max.	Unit
t <sub>P</sub>	Period	Measured on rising edge at 1.5V	30			ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.4V	12			ns
t <sub>L</sub>	Low Time	Duration of clock cycle below 0.4V	12			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
t <sub>JC</sub>	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			250	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.5V			500	ps
t <sub>O</sub>	CPU to PCI Clock Skew	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.	1.5		4	ns
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

# APIC0:1 Clock Outputs (Lump Capacitance Test Load = 20 pF)

			CPU = 66.6/100MHz			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator		14.31818		MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			1.5	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

## REF0:2 Clock Outputs (Lump Capacitance Test Load = 20 pF)

			CPU =			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator		14.318		
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		25		Ω



#### 48-MHz Clock Outputs (Lump Capacitance Test Load = 20 pF = 66.6/100 MHz)


			CPU = 66.6/100 MHz			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)		48.008		MHz
$f_D$	Deviation from 48 MHz	(48.008 – 48)/48		+167		ppm
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)		57/17		
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		25		Ω

# **Ordering Information**

Ordering Code	Freq. Mask Code	Package Name	Package Type
W48C101	-01	Н	48-pin SSOP (300 mils)

#### **Package Diagram**

#### 48-Lead Shrunk Small Outline Package O48



While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted nor is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.