## Features

- Low On-Resistance (100 ohm typ.)

Minimizes Distortion and Error Voltages

- Dual Supply Operation ( $\pm 2.7 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ )
- Second Source for MAX395
- SPITM $^{\text {TM }} / \mathrm{QSI}{ }^{\mathrm{TM}}$, Microwire ${ }^{\text {TM }}$-Compatible Serial Interface
- Single-Supply Operation (+2.7V to +16 V )
- On-Resistance Flatness: 10 ohm Max.
- On-Resistance Matching Between Channels: 5 ohm Max.
- TTL/CMOS Logic Compatible (w/ +5 V or $\pm 5 \mathrm{~V}$ supplies)
- Fast Switching Speed
- Break-Before-Make action eliminates momentary crosstalk
- Rail-to-Rail Analog Signal Range
- Low Power Consumption
- Narrow SOIC and QSOP Packages Minimize Board Area
- Asynchonous Reset ( $\overline{\mathrm{RS}}$ ) Input


## Applications

- Data Acquisition Systems
- Audio Switching and Routing
- Test Equipment
- PBX, PABX
- Telecommunication Systems
- Battery-Powered Systems


## Pin Configurations



## Description

The PS395 eight-channel, serially controlled, single-pole/singlethrow (SPST) analog switch offers eight separately controlled switches that conduct equally well in either direction. ON-resistance ( 100 ohm max.) is matched between switches to 5 ohm max. and is flat ( 10 ohm max.) over the specified signal range.
These CMOS devices can operate continuously with dual power supplies ranging from $\pm 2.7 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ or a single supply between +2.7 V and +16 V . Each switch can handle rail-to-rail analog signals. The off leakage current is only 0.1 nA at $+25^{\circ} \mathrm{C}$ or 5 nA at $+85^{\circ} \mathrm{C}$.
Upon power-up, all switches are off, and the internal shift registers are reset to zero. The PS395 is electrically equivalent to two PS391 quad switches controlled by a serial interface, and is pin compatible with the PS335.
The serial interface is compatible with $\mathrm{SPI}^{\mathrm{TM}} / \mathrm{QSPI}^{\mathrm{TM}}$ and Microwire ${ }^{\text {TM }}$. Functioning as a shift register, it allows data (at DIN) to be clocked-in synchronously with the rising edge of clock (SCLK). The shift register's output (DOUT) enables several PS395s to be daisy chained.

All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using $\pm 5 \mathrm{~V}$ supplies or a single +5 V supply.

## Pin Description

| Name | Function |
| :--- | :--- |
| CLK | Serial Clock Digital Input |
| V+ | Positive Analog Supply Voltage Input |
| DATA $_{\text {IN }}$ | Serial Data Digital Input |
| GND $^{\text {GNound }}$ |  |
| $\mathrm{NO}_{0}-\mathrm{NO}_{7}$ | Normally Open Analog Switches $0-7$ |
| $\mathrm{COM}_{0}-\mathrm{COM}_{7}$ | Common Analog Switches 0-7 |
| V- | Negative Analog Supply Voltage Input |
| DATA ${ }_{0}$ OUT | Serial Data Digital Output |
| $\overline{\mathrm{RS}}$ | Reset Input ( $\overline{\text { RESET }})$ |
| $\overline{\mathrm{CS}}$ | Chip-Select Digital Input |

## Note:

$\overline{\mathrm{NO}}$ and $\overline{\mathrm{COM}}$ pins are identical and interchangeble. Either may be considered as an input or an output; signals pass equally well in either direction.

[^0]
## Serial-Interface Truth Table

| $\overline{\mathbf{R S}}$ | Data Bits |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | X | X | X | X | X | X | X | X | All switches open, D7-D0 $=0$ |
| 1 | 0 | X | X | X | X | X | X | X | Switch 7 open (off) |
| 1 | 1 | X | X | X | X | X | X | X | Switch 7 closed (on) |
| 1 | X | 0 | X | X | X | X | X | X | Switch 6 open (off) |
| 1 | X | 1 | X | X | X | X | X | X | Switch 6 closed (on) |
| 1 | X | X | 0 | X | X | X | X | X | Switch 5 open (off) |
| 1 | X | X | 1 | X | X | X | X | X | Switch 5 closed (on) |
| 1 | X | X | X | 0 | X | X | X | X | Switch 4 open (off) |
| 1 | X | X | X | 1 | X | X | X | X | Switch 4 closed (on) |
| 1 | X | X | X | X | 0 | X | X | X | Switch 3 open (off) |
| 1 | X | X | X | X | 1 | X | X | X | Switch 3 closed (on) |
| 1 | X | X | X | X | X | 0 | X | X | Switch 2 open (off) |
| 1 | X | X | X | X | X | 1 | X | X | Switch 2 closed (on) |
| 1 | X | X | X | X | X | X | 0 | X | Switch 1 open (off) |
| 1 | X | X | X | X | X | X | 1 | X | Switch 1 closed (on) |
| 1 | X | X | X | X | X | X | X | 0 | Switch 0 open (off) |
| 1 | X | X | X | X | X | X | X | 1 | Switch 0 closed (on) |

## SPDT Truth Table

| $\overline{\mathbf{R S}}$ | Data Bits |  |  |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | X | X | X | X | X | X | X | X | All switches open, D7-D0 $=0$ |
| 1 | 0 | 1 | X | X | X | X | X | X | Switches 7 off and 6 on |
| 1 | 1 | 0 | X | X | X | X | X | X | Switches 6 off and 7 on |
| 1 | X | X | 0 | 1 | X | X | X | X | Switches 5 off and 4 on |
| 1 | X | X | 1 | 0 | X | X | X | X | Switches 4 off and 5 on |
| 1 | X | X | X | X | 0 | 1 | X | X | Switches 3 off and 2 on |
| 1 | X | X | X | X | 1 | 0 | X | X | Switches 2 off and 3 on |
| 1 | X | X | X | X | X | X | 0 | 1 | Switches 1 off and 0 on |
| 1 | X | X | X | X | X | X | 1 | 0 | Switches 0 off and 1 on |
| 1 |  |  |  |  |  |  |  |  |  |

PS395
Precision 8-Channel 17V, SPST Switch w/Serial Control


## Absolute Maximum Ratings

Voltages Referenced to GND
V+ $\qquad$ $-0.3 \mathrm{~V},+17 \mathrm{~V}$ Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
$\qquad$ $-17 \mathrm{~V},+0.3 \mathrm{~V}$
$-0.3 \mathrm{~V},+17 \mathrm{~V}$
SCLK, $\overline{\mathrm{CS}}$, DIN, DOUT, $\overline{\mathrm{RESET}}$ $\qquad$ -0.3 V to $(\mathrm{V}++0.3 \mathrm{~V})$
NO, COM $\qquad$ (V--2V) to (V++2V)
Continuous Current into Any Terminal $\qquad$ .$\pm 30 \mathrm{~mA}$
Peak Current, NO or COM ). $\qquad$ .$\pm 100 \mathrm{~mA}$
(pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle)

Narrow Plastic DIP (derate $13.33 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...... 1067 mW Wide SO (derate $11.76 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ..................... 941 mW Operating Temperature Ranges
PS395C_G $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
PS395E G $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Specifications - Dual Supplies

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{(3)}$ | $\mathrm{V}_{\text {COM }}, \mathrm{V}_{\text {NO }}$ |  | C,E | V- |  | V+ | V |
| COM, NO On Resistance | Ron | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 60 | 100 | ohm |
|  |  |  | C,E |  |  | 125 |  |
| COM, NO On Resistance Match Between Channels ${ }^{(2)}$ | $\Delta \mathrm{R}_{\text {ON }}$ | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  |  | 5 |  |
|  |  |  | C,E |  |  | 10 |  |
| COM, NO On Resistance Flatness ${ }^{(2)}$ | $\mathrm{R}_{\text {FLAT(ON) }}$ | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{COM}}=-3 \mathrm{~V}, 0 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  |  | 10 |  |
|  |  |  | C,E |  |  | 15 |  |
| NO Off Leakage Current ${ }^{(3)}$ | $\mathrm{I}_{\mathrm{NO}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | $-0.1$ | 0.002 | 0.1 | nA |
|  |  |  | C,E | -1.0 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=-4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | $-0.1$ | 0.002 | 0.1 |  |
|  |  |  | C,E | -10 |  | 10 |  |
| COM Off Leakage Current ${ }^{(3)}$ | $\mathrm{I}_{\text {COM (OFF) }}$ | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | $-0.1$ | 0.002 | 0.1 |  |
|  |  |  | C,E | -1.0 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=-4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C,E | -10 |  | 10 |  |
| COM On Leakage Current ${ }^{(3)}$ | $\mathrm{I}_{\text {COM }}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}= \pm 4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | $-0.2$ | 0.01 | 0.2 |  |
|  |  |  | C,E | -20 |  | 20 |  |
| Digital I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\text { RESET }}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ |  | C,E | 2.4 |  |  | V |
| DIN, SCLK, $\overline{\text { CS }}, \overline{\text { RESET }}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\text {IL }}$ |  |  |  |  | 0.8 |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\text { RESET }}$ Input Current Logic High or Low | $\mathrm{I}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}$, <br> $\mathrm{V}_{\mathrm{CS}}=0.8 \mathrm{~V}$ or 2.4 V |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | $\mathrm{V}_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=0.8 \mathrm{~mA}$ |  | 2.8 |  | V+ |  |
| DOUT Output Voltage Logic Low | $\mathrm{V}_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=-1.6 \mathrm{~mA}$ |  | 0 |  | 0.4 |  |
| SCLK Input Hysteresis | SCLK $_{\text {HYST }}$ |  |  |  | 100 |  | mV |

Electrical Specifications - Dual Supplies (continued)
$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: | Units |  |
| :--- | :--- | :--- |


| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 200 | 400 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C, E |  |  | 500 |  |
| Turn-Off Time | toff |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 90 | 400 |  |
|  |  |  | C, E |  |  | 500 |  |
| Break-Before-Make Delay | $t_{\text {BBM }}$ |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | 5 | 15 |  |  |
| Charge Injection ${ }^{(4)}$ | $\mathrm{V}_{\text {CTE }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \mathrm{ohm}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 2 | 10 | pC |
| NO Off Capacitance | $\mathrm{C}_{\mathrm{NO}(\mathrm{OFF})}$ | $\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | C, E |  | 2 |  | pF |
| COM Off Capacitance | $\mathrm{C}_{\mathrm{COM}(\mathrm{OFF})}$ | $\mathrm{V}_{\mathrm{COM}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 2 | 15 |  |
| Switch Off Capacitance | $\mathrm{C}_{(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | C, E |  | 8 |  |  |
| Off Isolation | $\mathrm{V}_{\text {ISO }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{ohm}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | -90 |  | dB |
| Channel-to-Channel Crosstalk | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{ohm}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | C,E |  | $<-90$ |  |  |

Power Supply

| Power-Supply Range | V+, V- |  | C,E | $\pm 3$ |  | $\pm 8$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V+ Supply Current | I+ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}+, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}+ \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
|  |  |  | C, E |  |  | 30 |  |
| V- Supply Current | I- | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}+, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}+ \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -1 | 0.1 | 1 |  |
|  |  |  | C, E | -2 |  | 2 |  |

## Timing Characteristics - Dual Supplies

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$.

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Digital Interface |  |  |  |  |  |  |  |
| SCLK Frequency | $\mathrm{f}_{\text {SCLK }}$ |  | C, E | 0 |  | 2.1 | MHz |
| Cycle Time | $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ |  |  | 480 |  |  | ns |
| $\overline{\overline{C S}}$ Lead Time | $\mathrm{t}_{\text {CSS }}$ |  |  | 240 |  |  |  |
| $\overline{\text { CS }}$ Lag Time | $\mathrm{t}_{\text {CSH2 }}$ |  |  | 240 |  |  |  |
| SCLK High Time | $\mathrm{t}_{\mathrm{CH}}$ |  |  | 190 |  |  |  |
| SCLK Low Time | $\mathrm{t}_{\mathrm{CL}}$ |  |  | 190 |  |  |  |
| Data Setup Time | tDS |  |  | 200 | 17 |  |  |
| Data Hold Time | tDH |  |  | 0 | -17 |  |  |
| DIN Data Valid after Falling SCLK ${ }^{(4)}$ | $t_{\text {Do }}$ | $50 \%$ of SCLK to $10 \%$ of DOUT,$C_{L}=10 \mathrm{pF}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 85 |  |  |
|  |  |  | C, E |  |  | 400 |  |
| Rise Time of DOUT ${ }^{(4)}$ | tbr | $20 \%$ of V+ to $70 \%$ of V+, $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |  |  | 100 |  |
| Allowable Rise Time at DIN, SCLK ${ }^{(4)}$ | tscR |  |  |  |  | 2 | ns |
| Fall Time of DOUT ${ }^{(4)}$ | tDF |  |  |  |  | 100 | $\mu \mathrm{s}$ |
| Allowable Fall Time at DIN, SCLK ${ }^{(4)}$ | tscF |  |  |  |  | 2 | ns |
| $\overline{\text { RESET }}$ Minimum Pulse Width | $t_{\text {RW }}$ |  |  |  | 70 |  |  |

## Notes:

1. The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
2. $\Delta \mathrm{R}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{ON}(\mathrm{MAX})}-\mathrm{R}_{\mathrm{ON}(\mathrm{MIN})}$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
3. Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at room temp.
4. Guaranteed by design.
5. Leakage testing at single supply is guaranteed by testing with dual supplies.
6. See Figure 5. Off isolation $=20 \log 10 \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
7. Between any two switches. See Figure 2.

PS395


## Electrical Characteristics - Single 5V Supply

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $\left.5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=\mathrm{V}_{\mathrm{ENH}}=+2.4, \mathrm{~V}_{\mathrm{AL}}=\mathrm{V}_{\mathrm{ENL}}=+0.8 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$ |  | C, E | V- |  | V+ | V |
| COM, NO On Resistance | $\mathrm{R}_{\text {ON }}$ | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 125 | 175 | ohm |
|  |  |  | C,E |  |  | 225 |  |
| NO Off Leakage Current ${ }^{(4,5)}$ | $\mathrm{I}_{\mathrm{NO}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C,E | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C,E | -10 |  | 10 |  |
| COM Off Leakage Current ${ }^{(4,5}$ | $\mathrm{I}_{\text {COM (OFF) }}$ | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E | -10 |  | 10 |  |
|  |  | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C,E | -10 |  | 10 |  |
| COM On Leakage Current ${ }^{(4,5)}$ | $\mathrm{I}_{\text {COM }}(\mathrm{ON})$ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=4.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.2 | 0.02 | 0.2 |  |
|  |  |  | C,E | -20 |  | 20 |  |
| Digital I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ |  | C,E | 2.4 |  |  | V |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}$ Input Voltage Logic Threshold Low | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  |  | 0.8 |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}$ Input Current Logic High or Low | $\mathrm{I}_{\text {IH }}, \mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}, \mathrm{V}_{\text {CS }}=0.8 \mathrm{~V}$ or 2.4 V |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | $\mathrm{V}_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=-0.8 \mathrm{~mA}$ |  | 2.8 |  | V+ |  |
| DOUT Output Voltage Logic Low | $\mathrm{V}_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=-1.6 \mathrm{~mA}$ |  | 0 |  | 0.4 |  |
| SCLK Input Hysteresis | SCLK $_{\text {HYST }}$ |  |  |  | 100 |  | mV |
| Switch Dynamic Characteristics |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 200 | 400 | ns |
|  |  |  | C, E |  |  | 500 |  |
| Turn-Off Time | toff |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 90 | 400 |  |
|  |  |  | C,E |  |  | 500 |  |
| Break-Before-Make Delay | $t_{\text {BBM }}$ |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 15 |  |  |
| Charge Injection ${ }^{(4)}$ | $\mathrm{V}_{\text {CTE }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 2 | 10 | pC |
| Off Isolation ${ }^{(6)}$ | $\mathrm{V}_{\text {ISO }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | -90 |  | dB |
| Channel-to-Channel Crosstalk ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{CT}}$ |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | <-90 |  |  |
| Power Supply |  |  |  |  |  |  |  |
| V+, V- Supply Current | I+ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \\ & \mathrm{V}+, \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}+ \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
|  |  |  | C,E |  |  | 30 |  |

## Timing Characteristics -Single +5 V Supply

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$.

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Digital Interface |  |  |  |  |  |  |  |
| SCLK Frequency | fsclk |  | C, E | 0 |  | 2.1 | MHz |
| Cycle Time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ |  |  | 480 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lead Time ${ }^{(4)}$ | $\mathrm{t}_{\text {CSS }}$ |  |  | 240 |  |  |  |
| $\overline{\mathrm{CS}}$ Lag Time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{CSH}}{ }^{\text {2 }}$ |  |  | 240 |  |  |  |
| SCLK High Time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{CH}}$ |  |  | 190 |  |  |  |
| SCLK Low Time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{CL}}$ |  |  | 190 |  |  |  |
| Data Setup Time ${ }^{(4)}$ | ${ }^{\text {t }}$ D |  |  | 200 | 17 |  |  |
| Data Hold Time ${ }^{(4)}$ | t ${ }_{\text {DH }}$ |  |  | 0 | -17 |  |  |
| DIN Data Valid after Falling SCLK ${ }^{(4)}$ | $t_{\text {DO }}$ | $50 \%$ of SCLK to $10 \%$ of DOUT,$\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 85 |  |  |
|  |  |  | C, E |  |  | 400 |  |
| Rise Time of DOUT ${ }^{(4)}$ | $t_{\text {DR }}$ | $\begin{aligned} & 20 \% \text { of } \mathrm{V}+\text { to } 70 \% \text { of } \mathrm{V}+, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ |  |  |  | 100 |  |
| Allowable Rise Time at DIN, SCLK ${ }^{(4)}$ | tscr |  |  |  |  | 2 | ns |
| Fall Time of DOUT ${ }^{(4)}$ | $t_{\text {DF }}$ |  |  |  |  | 100 | $\mu \mathrm{s}$ |
| Allowable Fall Time at DIN, SCLK ${ }^{(4)}$ | tscF |  |  |  |  | 2 | ns |
| $\overline{\text { RESET }}$ Minimum Pulse Width | $t_{\text {RW }}$ |  |  |  | 70 |  |  |

## Notes:

1. The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
2. $\Delta \mathrm{R}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{ON}(\mathrm{MAX})}-\mathrm{R}_{\mathrm{ON}(\mathrm{MIN})}$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
3. Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at room temp.
4. Guaranteed by design.
5. Leakage testing at single supply is guaranteed by testing with dual supplies.
6. See Figure 5. Off isolation $=20 \log 10 \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
7. Between any two switches. See Figure 2.


## Electrical Characteristics -Single +3V Supply

$\left(\mathrm{V}+=+3.0 \mathrm{~V}+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |  |
| Analog Signal Range ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$ |  | C, E | V- |  | V+ | V |
| COM, NO On Resistance | $\mathrm{R}_{\text {ON }}$ | $\begin{aligned} & \mathrm{V}+=3.0, \mathrm{~V}_{\mathrm{COM}}=1.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 270 | 500 | ohm |
|  |  |  | C, E |  |  | 600 |  |
| NO Off Leakage Current ${ }^{(4,5)}$ | $\mathrm{I}_{\mathrm{NO}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}+=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E | -5 |  | 5 |  |
|  |  | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E | -5 |  | 5 |  |
| COM Off Leakage Current ${ }^{(4,5}$ | $\mathrm{I}_{\mathrm{COM}(\mathrm{OFF})}$ | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E | -5 |  | 5 |  |
|  |  | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E | -5 |  | 5 |  |
| COM On Leakage Current ${ }^{(4,5)}$ | $\mathrm{I}_{\mathrm{COM}(\mathrm{ON})}$ | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E | $-10$ |  | 10 |  |
| Digital I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{C S}, \overline{\text { RESET }}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ |  | C,E | 2.4 |  |  | V |
| DIN, SCLK, $\overline{C S}, \overline{\text { RESET }}$ Input Voltage Logic Threshold Low | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  |  | 0.8 |  |
| DIN, SCLK, $\overline{\mathrm{CS}}$, Input Current Logic High or Low | $\mathrm{I}_{\mathrm{IH}}, \mathrm{I}_{\text {IL }}$ | $\mathrm{V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}, \mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$ or 2.4 V |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | $\mathrm{V}_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=-0.1 \mathrm{~mA}$ |  | 2.8 |  | V+ |  |
| DOUT Output Voltage Logic Low | $\mathrm{V}_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=-1.6 \mathrm{~mA}$ |  | 0 |  | 0.4 |  |
| SCLK Input Hysteresis | $\mathrm{SCLK}_{\mathrm{HYST}}$ |  |  |  | 100 |  | mV |
| Switch Dynamic Characteristics |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 260 | 600 | ns |
|  |  |  | C, E |  |  | 800 |  |
| Turn-Off Time | toFF |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 90 | 300 |  |
|  |  |  | C, E |  |  | 400 |  |
| Break-Before-Make Delay | $\mathrm{t}_{\text {BBM }}$ |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 15 |  |  |
| Charge Injection ${ }^{(4)}$ | $\mathrm{V}_{\text {CTE }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \mathrm{ohm}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 2 | 10 | pC |
| Off Isolation ${ }^{(6)}$ | VISO | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{ohm}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | -90 |  | dB |
| Channel-to-Channel Crosstalk ${ }^{(7)}$ | $\mathrm{V}_{\mathrm{CT}}$ |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | $<-90$ |  |  |
| Power Supply |  |  |  |  |  |  |  |
| V+, V- Supply Current | I+ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \\ & \mathrm{V}+, \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 6 | 20 | $\mu \mathrm{A}$ |
|  |  |  | C, E |  |  | 30 |  |

## Timing Characteristics -Single + 3 V Supply

$\left(\mathrm{V}+=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$.

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Digital Interface |  |  |  |  |  |  |  |
| SCLK Frequency | $\mathrm{f}_{\text {SCLK }}$ |  | C, E | 0 |  | 2.1 | MHz |
| Cycle Time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ |  |  | 480 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lead Time ${ }^{(4)}$ | $\mathrm{t}_{\text {CSS }}$ |  |  | 240 |  |  |  |
| $\overline{\mathrm{CS}}$ Lag Time ${ }^{(4)}$ | $\mathrm{t}_{\text {CSH2 }}$ |  |  | 240 |  |  |  |
| SCLK High Time ${ }^{(4)}$ | $\mathrm{t}_{\mathrm{CH}}$ |  |  | 190 |  |  |  |
| SCLK Low Time ${ }^{(4)}$ | ${ }_{\text {t }}$ L |  |  | 190 |  |  |  |
| Data Setup Time ${ }^{(4)}$ | $t_{\text {DS }}$ |  |  | 200 | 38 |  |  |
| Data Hold Time ${ }^{(4)}$ | tDH |  |  | 0 | -38 |  |  |
| DIN Data Valid after Falling SCLK ${ }^{(4)}$ | tDO | $50 \%$ of SCLK to $10 \%$ of DOUT,$\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 150 |  |  |
|  |  |  | C, E |  |  | 400 |  |
| Rise Time of DOUT ${ }^{(4)}$ | tbr | $\begin{aligned} & 20 \% \text { of } \mathrm{V}+\text { to } 70 \% \text { of } \mathrm{V}+, \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ |  |  |  | 100 |  |
| Allowable Rise Time at DIN, SCLK ${ }^{(4)}$ | tscr |  |  |  |  | 2 | ns |
| Fall Time of DOUT ${ }^{(4)}$ | tDF |  |  |  |  | 300 | $\mu \mathrm{s}$ |
| Allowable Fall Time at DIN, SCLK ${ }^{(4)}$ | tSCF |  |  |  |  | 2 | ns |
| $\overline{\text { RESET }}$ Minimum Pulse Width | $t_{\text {RW }}$ |  | $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{~V}$ |  | 105 |  |  |

## Notes:

1. The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
2. $\Delta \mathrm{R}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{ON}(\mathrm{MAX})}-\mathrm{R}_{\mathrm{ON}(\mathrm{MIN})}$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
3. Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at room temp.
4. Guaranteed by design.
5. Leakage testing at single supply is guaranteed by testing with dual supplies.
6. See Figure 5 . Off isolation $=20 \log 10 \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
7. Between any two switches. See Figure 2.

PS395


## Detailed Description

## Basic Operation

The PS395's interface can be thought of as an 8-bit shift register controlled by $\overline{\mathrm{CS}}$ (Figure 7). While $\overline{\mathrm{CS}}$ is low, input data appearing at DIN is clocked into the shift register synchronously with SCLK's rising edge. The data is an 8 -bit word, each bit controlling one of eight switches in the PS395. DOUT is the shift register's output, with data appearing synchronously with SCLK's falling edge. Data at DOUT is simply the input data delayed by eight clock cycles.
When shifting the input data, D7 is the first bit in and out of the shift register. While shifting data, the switches remain in their previous configuration. When the eight bits of data have been shifted in, $\overline{\mathrm{CS}}$ is driven high. This updates the new switch configuration and inhibits further data from entering the shift register. Transitions at DIN and SCLK have no effect when CS is high, and DOUT holds the first input bit (D7) at its output.
More or less than eight clock cycles can be entered during the CS low period. When this happens, the shift register will contain only the last eight serial data bits, regardless of when they were en-
tered. On the rising edge of $\overline{\mathrm{CS}}$, all the switches will be set to the corresponding states.

The PS395's three-wire serial interface is compatible with SPI ${ }^{\text {TM }}$, QSPI ${ }^{\text {TM }}$, and Microwire ${ }^{\text {TM }}$ standards. If inter-facing with a Motorola processor serial interface, set CPOL $=0$. The PS395 is considered a slave device (Figures 2 and 7). Upon power-up, the shift register contains all zeros, and all switches are off.

The latch that drives the analog switch is updated on the rising edge of $\overline{C S}$, regardless of SCLK's state. This meets all the SPI and QSPI requirements.

## Daisy Chaining

For a simple interface using several PS395s, "daisy chain" the shift registers as shown in Figure 5. The $\overline{\mathrm{CS}}$ pins of all devices are connected together, and a stream of data is shifted through the PS395s in series. When CS is brought high, all switches are updated simultaneously. Additional shift registers may be included anywhere in series with the PS395 data chain.


Figure 1. Timing Diagram

PS395

## 8x1 Multiplexer

To use the PS395 as an $8 \times 1$ multiplexer, connect all common pins together (COM0-COM7) to form the mux output; the mux inputs are $\mathrm{NO} 0-\mathrm{NO} 7$.
The mux can be programmed normally, with only one channel selected for every eight clock pulses, or it can be programmed in a fast mode, where channel changing occurs on each clock pulse. In this mode, the channels are selected by sending a single high pulse (corresponding to the selected channel) at DIN, and a corresponding $\overline{\mathrm{CS}}$ low pulse for every eight clock pulses. As this is clocked through the register by SCLK, each switch sequences one channel at a time, starting with Channel 7.

## Dual, Differential 4-Channel Multiplexer

To use the PS395 as a dual ( 4 x 2 ) mux, connect COM0-COM3 together and connect COM4-COM7 together, forming the two outputs. The mux input pairs become NO0/NO4, NO1/NO5, NO2/ NO6, and NO3/NO7.
The mux can be programmed normally, with only one differential channel selected for every eight clock pulses, or it can be programmed in a fast mode, where channel changing occurs on each clock pulse.


The DOUT-SI connection is not required for writing to the PS395, but may be used for data-echo purposes.

In fast mode, the channels are selected by sending two high pulses spaced four clock pulses apart (corresponding to the two selected channels) at DIN, and a corresponding $\overline{\mathrm{CS}}$ low pulse for each of the first eight clock pulses. As this is clocked through the register by SCLK, each switch sequences one differential channel at a time, starting with channel 7/0. After the first eight bits have been sent, subsequent channel sequencing can occur by repeating this sequence or, even faster, by sending only one DIN high pulse and one $\overline{\mathrm{CS}}$ low pulse for each four clock pulses.

## SPDT Switches

To use the PS395 as a quad, single-pole/double-throw (SPDT) switch, connect COM0 to NO1, COM2 to NO3, COM4 to NO5, and COM6 to NO7, forming the four "common" pins. Program these four switches with pairs of instructions, as shown in SPST Truth Table.

## Reset Function

RESET is the internal reset pin. It is usually connected to a logic signal or V+. Drive RESET low to open all switches and set the contents of the internal shift register to zero simultaneously. When $\overline{\text { RESET }}$ is high, the part functions normally and DOUT is sourced from $\mathrm{V}+$. $\overline{\text { RESET }}$ must not be driven beyond $\mathrm{V}+$ or GND.

The DOUT-MISO connection is not required for writing to the PS395, but may be used for data-echo purposes.

Figure 3. Connections for SPI and QSPI


Figure 2. Connections for Microwire


Figure 4. Daisy-Chained Connection


Figure 5. Addressable Serial Interface


Figure 6. Differential Multiplexer Input Control

## Power-Supply Considerations

## Overview

The PS395 construction is typical of most CMOS analog switches. It has three supply pins: $\mathrm{V}+, \mathrm{V}-$, and GND. $\mathrm{V}+$ and V - are used to drive the internal CMOS switches and to set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and both $\mathrm{V}+$ and $\mathrm{V}-$. If any analog signal exceeds $\mathrm{V}+$ or $\mathrm{V}-$, one of these diodes will conduct. During normal operation, these (and other) reversebiased ESD diodes leak, forming the only current drawn from V+ or V-

Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse biased differently. Each is biased by either $\mathrm{V}+$ or V - and the analog signal. This means their leakages vary as the signal varies. The difference in the two
diode leakages to the $\mathrm{V}+$ and V - pins constitutes the analog sig-nal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of either the same or opposite polarity.

There is no connection between the analog signal paths and GND. $\mathrm{V}+$ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels to switched $\mathrm{V}+$ and V - signals to drive the analog signal gates. This drive signal is the only connection between logic supplies (and signals) and the analog supplies. V+, and V-have ESD-protection diodes to GND. The logiclevel inputs and output have ESD protection to V+ and to GND.
The logic-level thresholds are CMOS and TTL compatible when $\mathrm{V}+$ is +5 V . As $\mathrm{V}+$ is raised, the threshold increases slightly. So when $\mathrm{V}+$ reaches +12 V , the threshold is about 3.1 V ; slightly above the TTL guaranteed high-level minimum of 2.8 V , but still compatible with CMOS outputs.

## Bipolar Supplies

The PS395 operates with bipolar supplies between $\pm 3.0 \mathrm{~V}$ and $\pm 8 \mathrm{~V}$. The V+ and V-supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 17 V . Do not connect the PS395 V+ to +3 V and connect the logic-level pins to TTL logic-level signals. This exceeds the absolute maximum ratings and can damage the part and/or external circuits.


Figure 7. Three-Wire Interface Timing

## Addressable Serial Interface

When several serial devices are configured as slaves, addressable by the processor, DIN pins of each decode logic individually control $\overline{\mathrm{CS}}$ of each slave device. When a slave is selected, its $\overline{\mathrm{CS}}$ pin is driven low, data is shifted in, and $\overline{\mathrm{CS}}$ is driven high to latch the data. Typically, only one slave is addressed at a time. DOUT is not used.

## Applications Information

## Multiplexers

The PS395 can be used as a multiplexer.

## Single Supply

The PS395 operates from a single supply between +3 V and +16 V when V - is connected to GND. All of the bipolar precautions must be observed.

## High-Frequency Performance

In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz (see Typical Operating Characteristics). Above 20 MHz , the onresponse has several minor peaks that are highly layout dependent. The problem is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , off isolation is about -45 dB in $50 \Omega$ systems, becoming worse (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make off isolation worse. Adjacent channel attenuation is about 3 dB above that of a bare IC socket, and is due entirely to capacitive coupling.

| Part | Temperature Range | Pin-Package |
| :---: | :---: | :--- |
| PS395CPG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic Dip |
| PS395CWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO |
| PS395EPG | $-40^{\circ} \mathrm{C}$ to $+850^{\circ} \mathrm{C}$ | 24 Narrow Plastic Dip |
| PS395EWG | $-40^{\circ} \mathrm{C}$ to $+850^{\circ} \mathrm{C}$ | 24 Wide SO |


[^0]:    SPI \& QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corporation

