
BULLETIN NO. DL-S 7211478, MAY 1971-REVISED DECEMBER 1972

SN54176, SN54177 ... J OR W PACKAGE SN74176, SN74177 ... J OR N PACKAGE

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197 50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Guaranteed to Count at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design



### description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL and DTL logic families. Typical power dissipation is 150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of -55°C to 125°C; the SN74176 and SN74177 circuits are characterized for operation from 0°C to 70°C.

---

# typical count configurations

### SN54176 and \$N74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the Q<sub>A</sub> output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the Qp output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output Q<sub>A</sub> in accordance with the bi-quinary function table.

## SN54176, SN74176 FUNCTION TABLES

### DECADE (BCD) (See Note A)

BI-QUINARY (5-2) (See Note B)

COLINIT	OUTPUT							
COOM	αĐ	Q <sub>C</sub>	ОB	QA				
0	L	L	L	Ľ				
1	L	L	L	н				
2	L	L	н	L				
3	L	L	н	н				
4	L	н	L	L				
5	L	н	L	н				
6	l١	н	н	L				
7	L	H	н	н				
8	н	L	L	L				
9	н	L	L	н				

COUNT		OUTPUT						
COUNT	đ	ФĐ	QC	ĝ				
0	L	L	L	L				
1	L	L	L	н				
2	Ł	L	Н	L				
3	L	L	н	н				
4	L	Н	L	L				
5	н	L	L	L.				
6	н	L	L	н				
7	н	L	н	L				
8	н	L	н	н				
9	н	Н	L	L				

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

B. Output QD connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC, and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

### SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:


- When used as a high-speed 4-bit ripple-through counter, output Q<sub>A</sub> must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, and Q<sub>D</sub> outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

# SN54177, SN74177 FUNCTION TABLE (See Note A)


I	COUNT		דטס	PUΤ						
l	COORT	д	ОC	СŖ	QA					
ľ	0	L	L	L	L					
ı	1	L	L	L	н					
ı	2	L	L	н	L					
ı	3	L	L	н	н					
ı	4	L	н	L	L					
ı	5	L	н	L	н					
ı	6	L	Н	н	L					
١	7	L	н	н	н					
١	8	н	L	L	L					
ı	9	н	L	L	н					
I	10	н	L	н	Ł					
ı	11	н	L	н	н					
ı	12	н	н	L	L					
ı	13	н	н	L	н					
ı	14	н	н	н	L					
ı	15	н	н	н	н					


H = high level, L = low level
NOTE A: Output Q<sub>A</sub> connected


to clock-2 input.



# schematics of inputs and outputs







# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				 	 		7 V
Input voltage				 	 		5.5 V
Interemitter voltage (see Note 2) .				 	 		5.5 V
Operating free-air temperature range:	SN54176	, SN5417	7 Circuits	 	 	. –55'	°C to 125°C
	SN74176	, SN7417	7 Circuits	 	 		0°C to 70°C
Storage temperature range			<i>.</i>	 	 	–65°	C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

# recommended operating conditions

		MIN	NOM	XAM	UNIT		
Sundana V.	SN54'	4.5	5	5.5	V		
Supply voltage, V <sub>CC</sub>	SN74'	4.75	5	5,25			
High-level output current, IOH	-			-800	μА		
Low-level output current, IOL				16	mA		
Count frequency (see Figure 1)	Clock-1 input	0		35	MHz		
Count inequality (see Figure 1)	Clock-2 input	0		17.5	WITZ		
· · · · · · · · · · · · · · · · · · ·	Clock-1 input	14					
Pulse width, t <sub>w</sub> (see Figure 1)	Clock-2 input	28			1		
	Clear	20			ns		
	Load	25			1		
Annua habidaine A. Jan Simun 11	High-level data	tw(load	<del>1</del> )				
Input hold time, th (see Figure 1)	Low-level data	<sup>‡</sup> w(load		ns			
	High-level data	15					
Input setup time, t <sub>SU</sub> (see Figure 1)	Low-level data	20			ns		
Count enable time, tenable (see Note 3 and Figure 1)	•	25			ns		
	SN54'	55		125	·°c		
Operating free-air temperature, TA	SN74'	0		70	٦ ٦		

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		PARAMETER TEST CONDITIONS†			SN54	76, SN	74176	SN541	177, SN	74177	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
VIH	High-level input voltage					2			2			٧
VIL	Low-level input voltage							0.8			8.0	Ţ٧
Vικ	Input clamp voltage		VCC = MIN,	l <sub> </sub> = -12 mA				-1.5			-1.5	٧
V <sub>OH</sub> High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> =800 µ	:A	2.4	3.4		2.4	3.4		٧	
VOL Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	1		0.2	0.4		0.2	0.4	v	
11	Input current at maximu	ım input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
		Data, count/load	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V			40			40			
ΙН	High-level input current	Clear, clock 1		VCC = MAX,	V <sub>1</sub> = 2.4 V				80			80
		Clock 2					120		80		1	
		Data, count/load						-1.6			-1.6	
		Clear	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V					-3.2			-3.2	
li L	Low-level input current	Clock 1	VCC = MAA,	V   = 0,4 V				-4.8			-4.8	mA
		Clock 2	1				-4.8			-3.2		
1	Chart since it as a second accord		Vcc = MAX		SN54'	-20		<b>~57</b>	-20		-57	
OS	Short-circuit output curi	eur 8			SN74'	-18		-57	-18		-57	mA
fcc	Supply current		VCC = MAX,	See Note 4			30	48		30	48	mA

NOTE 4: ICC is measured with all inputs grounded and all outputs open.

 $\pm$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $R_L = 400 \Omega$ , $C_L = 15 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ , see figure 1

		TO (OUTPUT)	8N54	176, SA	74176	SN54	UNIT					
PARAMETER*	FROM (INPUT)	10 (001701)	MIN	TYP	MAX	MIN	TYP	MAX	UNI			
f <sub>max</sub>	Clock 1	QA	35	50		35	50		MH:			
tPLH .	Clock 1	0.		8	13		8	13	ns			
tPHL .	CRUCK	Q <sub>A</sub>		11	17	Ī	11	17	l '' <b>'</b>			
tРLН	Clock 2	0-		11	17		11	17	ns			
†PHL	CIOCK 2	αB		17	26		17	26	l ''ª			
ФLН	Clock 2	Q <sub>C</sub>		27	41		27	41	ns			
<b>TPHL</b>	Cluck 2	Q <sub>C</sub>		34	51		34	51	1 '''			
tPLH	Clock 2	0-	1	13	20		44	66	ns			
tPHL	Crock 2	α <sub>D</sub>		l ab	60K 2		17	26		50	75	1 ''°
<b>ም</b> LH	A, B, C, D	QA, QB, QC, QD		19	29		19	29	ns			
tPHL	A, B, C, D	dA, dB, dC, dD		31	46		31	46	] ''*			
tPLH	1 4	Anu		29	43		29	43	ns			
†PHL	Load	Any		32	48		32	48	] "			
tPH L	Clear	Any		32	48		32	48	ns			

<sup>♦</sup>fmax = maximum count frequency


<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>10</sup>A outputs are tested at ioL = 16 mA plus the limit value of I<sub>1L</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

<sup>§</sup> Not more than one output should be shorted at a time.

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, t<sub>1</sub> < 5 ns, and unless specified, t<sub>1</sub> < 5 ns. When testing f<sub>max</sub>, vary PRR.

E. Li includes probe and jig capacitance.

C. All diodes are 1N3064.

D. Unless otherwise specified, Q<sub>A</sub> is connected to clock 2. NOTES: