





## P-Channel 60-V (D-S) MOSFET

**TrenchFET®**  
Power MOSFETs

PRODUCT SUMMARY		
$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
-60	0.120 @ $V_{GS} = -10$ V	$\pm 2.6$
	0.150 @ $V_{GS} = -4.5$ V	$\pm 2.4$



\* Source Pins 2, 3, 6 and 7 must be tied common.

P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	$V_{DS}$	-60	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$		
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$T_A = 25^\circ\text{C}$	$I_D$	$\pm 2.6$	A
	$T_A = 70^\circ\text{C}$		$\pm 2.1$	
Pulsed Drain Current	$I_{DM}$	$\pm 30$		
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	-1.25		
Maximum Power Dissipation <sup>a</sup>	$T_A = 25^\circ\text{C}$	$P_D$	1.5	W
	$T_A = 70^\circ\text{C}$		1.0	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$	

THERMAL RESISTANCE RATINGS			
Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	83	$^\circ\text{C/W}$

Notes

a. Surface Mounted on FR4 Board,  $t \leq 10$  sec.

For SPICE model information via the Worldwide Web: <http://www.vishay.com/www/product/spice.htm>









SPECIFICATIONS (T <sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-1.0			V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0 V			-1	μA
		V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C			-25	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = -5 V, V <sub>GS</sub> = -10 V	-20			A
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -2.6 A		0.100	0.120	Ω
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -2.4 A		0.125	0.150	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -2.6 A		7.5		S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = -1.25 A, V <sub>GS</sub> = 0 V		-0.8	-1.2	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = -30 V, V <sub>GS</sub> = -10 V, I <sub>D</sub> = -2.6 A		16	25	nC
Gate-Source Charge	Q <sub>gs</sub>			3.7		
Gate-Drain Charge	Q <sub>gd</sub>			2.0		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -30 V, R <sub>L</sub> = 30 Ω I <sub>D</sub> ≅ -1 A, V <sub>GEN</sub> = -10 V, R <sub>G</sub> = 6 Ω		8	15	ns
Rise Time	t <sub>r</sub>			10	20	
Turn-Off Delay Time	t <sub>d(off)</sub>			35	50	
Fall Time	t <sub>f</sub>			12	25	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = -1.25 A, di/dt = 100 A/μs		60	90	

## Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.  
 b. Guaranteed by design, not subject to production testing.



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

