


# TYPES SN54ALS112A, SN54AS112, SN74ALS112A, SN74AS112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2661, APRIL 1982—REVISED DECEMBER 1983

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs.
- Dependable Texas Instruments Quality and Reliability

SN54ALS112A, SN54AS112 . . . J PACKAGE  
SN74ALS112A, SN74AS112 . . . N PACKAGE  
(TOP VIEW)




TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION PER FLIP-FLOP
'ALS112A	50 MHz	6 mW
'AS112	175 MHz	95 mW

### description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS112A and SN54AS112 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS112A and SN74AS112 are characterized for operation from 0°C to 70°C.

SN54ALS112A, SN54AS112 . . . FH PACKAGE  
SN74ALS112A, SN74AS112 . . . FN PACKAGE  
(TOP VIEW)




NC — No internal connection

FUNCTION TABLE

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	Q-bar
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q <sub>0</sub>	Q <sub>0</sub> -bar
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	Q <sub>0</sub>	Q <sub>0</sub> -bar

\*The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub> if the lows at Preset and Clear are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

### logic symbol



Pin numbers shown are for J and N packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub>	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS112A, SN54AS112	-55°C to 125°C
SN74ALS112A, SN74AS112	0°C to 70°C
Storage temperature range	-65°C to 150°C

2  
ALS AND AS CIRCUITS

**TYPES SN54ALS112A, SN74ALS112A  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET**

**recommended operating conditions**

		SN54ALS112A			SN74ALS112A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V	
I <sub>OH</sub>	High-level output current			-0.4			-0.4	mA	
I <sub>OL</sub>	Low-level output current			4			8	mA	
f <sub>clock</sub>	Clock frequency	0		25	0		30	MHz	
t <sub>w</sub>	Pulse duration	PRE or CLR low		15	10			ns	
		CLK high		20	16.5				
		CLK low		20	16.5				
t <sub>su</sub>	Setup time before CLK↓	Data		25	22			ns	
		PRE or CLR inactive		22	20				
t <sub>h</sub>	Hold time, data after CLK↓			0	0			ns	
T <sub>A</sub>	Operating free-air temperature			-55	125		0	70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ALS112A		SN74ALS112A		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.5		-1.5	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> - 2			V <sub>CC</sub> - 2		V	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4 mA	0.25	0.4		0.25	0.4	V	
	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA				0.35	0.5		
I <sub>I</sub>	J, K, or CLK PRE or CLR	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V		0.1	0.1		mA	
				0.2	0.2			
I <sub>IH</sub>	J, K, or CLK PRE or CLR	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		20	20		μA	
				40	40			
I <sub>IL</sub>	J, K, or CLK PRE or CLR	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V		-0.2	-0.2		mA	
				-0.4	-0.4			
I <sub>O</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	-30	-112		-30	-112	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1		2.5	4.5		2.5	4.5	mA

†All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

NOTE 1: I<sub>CC</sub> is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.

**switching characteristics (see Note 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX				UNIT
			SN54ALS112A		SN74ALS112A		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			25		30	MHz	
t <sub>PLH</sub>	PRE or CLR	Q or Q̄	3	20	3	15	ns
t <sub>PHL</sub>			4	22	4	18	
t <sub>PLH</sub>	CLK	Q or Q̄	3	18	3	15	ns
t <sub>PHL</sub>			5	23	5	19	

NOTE 2: For load circuit and voltage waveforms, see page 1-12.

**2 ALS AND AS CIRCUITS**

**TYPES SN54AS112, SN74AS112  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET**

**recommended operating conditions**

	SN54AS112			SN74AS112			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub> Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub> High-level input voltage	2			2			V
V <sub>IL</sub> Low-level input voltage	0.8			0.8			V
I <sub>OH</sub> High-level output current	-2			-2			mA
I <sub>OL</sub> Low-level output current	20			20			mA
f <sub>clock</sub> Clock frequency	0			0			MHz
t <sub>w</sub> Pulse duration	PRE or CLR low						ns
	CLK high						
	CLK low						
t <sub>su</sub> Setup time before CLK <sup>1</sup>	Data						ns
	PRE or CLR inactive						
t <sub>h</sub> Hold time, data after CLK <sup>1</sup>	-55			125			°C
T <sub>A</sub> Operating free-air temperature							°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54AS112			SN74AS112			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA	-1.2			-1.2			V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -2 mA	V <sub>CC</sub> - 2			V <sub>CC</sub> - 2			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA	0.35			0.35			V
I <sub>I</sub>	J or K	0.1			0.1			mA
	PRE or CLR	0.5			0.5			
	CLK	0.5			0.5			
I <sub>IH</sub>	J or K	0.02			0.02			mA
	PRE or CLR	0.1			0.1			
	CLK	0.1			0.1			
I <sub>IL</sub>	J or K	-1			-1			mA
	PRE or CLR	-5.5			-5.5			
	CLK	-5			-5			
I <sub>O*</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	-30			-30			mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1	38			38			mA

NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with J, K, CLK, and PRE grounded, with K, K, CLK, and CLR grounded.

**switching characteristics (see Note 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX						UNIT
			SN54AS112			SN74AS112			
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
f <sub>max</sub>			175			175			MHz
t <sub>PLH</sub>	PRE or CLR	Q or Q̄	3			3			ns
t <sub>PHL</sub>			4			4			
t <sub>PLH</sub>	CLK	Q or Q̄	3			3			ns
t <sub>PHL</sub>			4			4			

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.  
<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.  
 NOTE 2: For load circuit and voltage waveforms, see page 1-12.

Additional information on these products can be obtained from the factory as it becomes available.

**2**  
ALS AND AS CIRCUITS