Am93L10/93L16

Low-Power BCD Decade Counter/Four-Bit Binary Counter

016604

Distinctive Characteristics

- 75 mw typical power dissipation.
- 13 MHz typical count rate

. 100% reliability assurance testing in compliance with MIL STD 883

41.225


· Fully synchronous counting and parallel loading

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION
The AMBILIO and AMBILIS are four-bit synchronous up-counters. The BILIU is a modulo 10 counter and the 93L16 is a beasdecimal counter. Each counter contains four master-slave fill-floops driven by a common clock input (CP). When CP is LOW, data is ensered find the masters of the flooping. The parallel ensemble the parallel ensemble for the flooping of the parallel ensemble chart fill-floops visual and K type inputs. If PE is LOW, then data is entered into the masters vis the D-type parallel inputs (P, P, P, P). When the clock charges from LOW to HIGH, into data in the masters is transferred from change as long as the clock is HIGH in the count made (PE HIGH), there are two count enables, count enable parallel (CEP) and count enable trickle (CET). Both must be HIGH for counting to occur. The terminal count staylor with the CET input to produce a terminal count surple with the C

any other injusts.

For proper operation, the PE input must not change from LOW to HIGH during the clock LOW time unless the Pt inputs are identical to the Ct. outputs. If CEP and CET are both HIGH at any time during the clock LOW time, (ead PE is HIGH), then the count will increment when the ctock goes HIGH.





LOADING RULES


In Unit Loads (Notes)

	TTL LOADS		93L LOADS	
Input Load Factor	HIGH	LOW	HIGH	LOW
CEP, MR	0.5	0.25	1.0	1.0
CET, CP, PE	1.0	0.5	2.0	2.0
P ₀ , P ₁ , P ₂ , P ₃	0.34	0.17	0.6B	0.68
Output Drive	HIGH	LOW	HIGH	LOW
Q ₀ , Q ₁ , Q ₂ , Q ₃ , TC	9	3	18	12

- NOTES: 1) A TTL unit load is specified as 0.4 V at -1.6 mA LOW, 2.4 V at 40 μA HIGH. 2) A 93L unit load is specified as 0.3 V at -400 μA LOW, 2.4 V at 20 μA
- MIGH.

 3) Enough output LOW current is available to mix TTL and 93L loads and still meet the 93L requirement of a V_{OL} of 0.3 V.

LOGIC SYMBOL



ORDERING INFORMATION

Temperature to Mumber Number 16-Pin Molded DIP 16-Pin Hermetic DIP 15-Pin Hermetic DIP Am93L16 Order H6M93L1659XX U7B93L1659X U7B93L1651X

Note: The dice supplied will contain units which meet both 0°C to +75°C and -55°C to +125°C temperature ranges.

MAXIMUM RATINGS (Above which the useful life may be impaired)

- 65°C to +150°C Storage Temperature -55°C to +125°C Temperature (Ambient) Under Bias Supply Valtage to Ground Potential (Pin 16 to Pin 8) Continuous -0 5 V to +7 V -05 V to +V, max DC Voltage Applied to Outputs for High Output State -05 V to +55 V DC Input Voltage 30 mA Output Current, Into Outputs - 30 mA to +5.0 mA DC Input Current (Note 1)

Note 1. Maximum current defined by DC input voltage

ARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted) **ELECTRICAL**

V_{CC} = 4.75 V to 5.25 V V_{CC} = 4.50 V to 5.50 V Am93L1059X, Am93L1659X Am93L1051X, Am93L1651X T_A=0°C to +75°C T_A=-56°C to +125°C


Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Unin
V _{OH}	Output HIGH Voltage	$V_{CC} = MIN.$, $I_{OH} = -0.36$ mA $V_{IN} = V_{IH}$ or V_{IL}	2.4	3.6		Vola
V _{OL}	Output LOW Voltage	V_{CC} = MIN., I_{OL} = 4.92 mA V_{IN} = V_{IH} or V_{IL}		0.15	0.3	Vots
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0			Volu
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.7	You
I _{IL} (Note 2)	93L Unit Load Input LOW Current	V _{CC} = MAX., V _{IN} = 0.3 V		-0.25	0.4	mA
I _{IH} (Note 2)	93L Unit Load Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.4 V		2.0	20	μA
	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5 V			1.0	mA
1 _{sc}	Output Short Circuit Current	V _{CC} = MAX., V _{OUT} = 0.0 V	-2.5	16	-25	mA
Icc	Power Supply Current	V _{CC} = MAX.		15	27.5	mA

Notes: 1) Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

2) Actual input currents are obtained by multiplying unit load current by the 93L input load factor. (See loading nulse)

SWITCHING CHARACTERISTICS (T. - 25°C)

Parameters Description		Test Conditions	Min	Тур	Mex	Units
S _{od+}	Turn Off Delay—Q Outputs		18	35	50	ns.
\$ _{d−}	Turn On Delay-Q Outputs	V _{CC} = 5.0 V, C _L = 15 pF (Refer to Figure 1)	20	40	55	ns.
t _{pd+} (TC)	Turn Off Delay TC		40	80	95	ns
t _{pd} _(TC)	Turn On Delay TC		18	35	45	ns
t,(CE)	Set-up Time CEP or CET	$V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}$ (Refer to Figure 2)	10	50	80	ns
t _s (P)	Set-up Time P-Inputs	V _{CC} = 5.0 V, C _i = 15 pF	30	70	110	ns
t _s (PE)	Set-up Time PE	(Refer to Figure 3)	10	45	80	ns
t _{pd} _(MR)	Turn-on Delay for MR	$V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}$ (Refer to Figure 1)	26	52	95	ns
t _{pd+} (CET to TC)	Turn Off Delay for CET to TC	V _{CC} = 5.0 V, C ₁ = 15 pF	18	35	55	ns
t _{ed} _(CET to TC)	Turn On Delay for CET to TC	(Refer to Figure 4)	20	40	60	ns
t _c	Count Frequency	$V_{CC} = 5.0 \text{ V}, C_L = 15 \text{ pF}$	8	13	†	MHz






Figure 75. Stop Grant and Stop Clock Modes, Part 2

21850E/0-November 1998

INIT-Initiated Transition from Protected Mode to Real Mode

INIT is typically asserted in response to a BIOS interrupt that writes to an I/O port. This interrupt is often in response to a Ctrl-Alt-Del keyboard input. The BIOS writes to a port (similar to port 64h in the keyboard controller) that asserts INIT. INIT is also used to support 80286 software that must return to Real mode after accessing extended memory in Protected mode.

The assertion of INIT causes the processor to empty its pipelines, initialize most of its internal state, and branch to address FFFF_FFF0h—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, Model-Specific Registers (MSRs), the CD and NW bits of the CR0 register, the time stamp counter, and other specific internal resources.

Figure 76 shows an example in which the operating system writes to an I/O port, causing the system logic to assert INIT. The sampling of INIT asserted starts an extended microcode sequence that terminates with a code fetch from FFFF_FFFOh, the reset location. INIT is sampled on every clock edge but is not recognized until the next instruction boundary. During an I/O write cycle, it must be sampled asserted a minimum of three clock edges before BRDY# is sampled asserted if it is to be recognized on the boundary between the I/O write instruction and the following instruction. If INIT is asserted synchronously, it can be asserted for a minimum of one clock. If it is asserted asynchronously, it must have been negated for a minimum of two clocks, followed by an assertion of a minimum of two clocks.




Figure 76. INIT-Initiated Transition from Protected Mode to Real Mode

21850E/0-November 1998

6 Power-on Configuration and Initialization

On power-on the system logic must reset the AMD-K6-2 processor by asserting the RESET signal. When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state, including its pipelines and caches, the floating-point state, the MMX and 3DNow! states, and all registers. Then the processor jumps to address FFFF FFF0h to start instruction execution.

6.1 Signals Sampled During the Falling Transition of RESET

FLUSH#

FLUSH# is sampled on the falling transition of RESET to determine if the processor begins normal instruction execution or enters Tri-State Test mode. If FLUSH# is High during the falling transition of RESET, the processor unconditionally runs its Built-In Self Test (BIST), performs the normal reset functions, then jumps to address FFFF_FFF0h to start instruction execution. (See "Built-In Self-Test (BIST)" on page 217 for more details.) If FLUSH# is Low during the falling transition of RESET, the processor enters Tri-State Test mode. (See "Tri-State Test Mode" on page 218 and "FLUSH# (Cache Flush)" on page 103 for more details.)

BF[2:0]

The internal operating frequency of the processor is determined by the state of the bus frequency signals BF[2:0] when they are sampled during the falling transition of RESET. The frequency of the CLK input signal is multiplied internally by a ratio defined by BF[2:0]. (See "BF[2:0] (Bus Frequency)" on page 92 for the processor-clock to bus-clock ratios.)

BRDYC#

BRDYC# is sampled on the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#. If BRDYC# is Low during the fall of RESET, these outputs are configured using higher drive strengths than the standard strength. If BRDYC# is High during the fall of RESET, the standard strength is selected. (See "BRDYC# (Burst Ready Copy)" on page 95 for more details.)

21850E/0-November 1998

6.2 RESET Requirements

During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ms after CLK and V_{CC} reach specification. (See "CLK Switching Characteristics" on page 255 for clock specifications. See "Electrical Data" on page 247 for V_{CC} specifications.)

During a warm reset while CLK and $V_{\rm CC}$ are within specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.

6.3 State of Processor After RESET

Output Signals

Table 31 shows the state of all processor outputs and bidirectional signals immediately after RESET is sampled asserted.

Table 31. Output Signal State After RESET

Signal	State	Signal	State
A[31:3], AP	Floating	LOCK#	High
ADS#, ADSC#	High	M/IO#	Low
APCHK#	High	PCD	Low
BE[7:0]#	Floating	PCHK#	High
BREQ	Low	PWT	Low
CACHE#	High	SCYC	Low
D/C#	Low	SMIACT#	High
D[63:0], DP[7:0]	Floating	TDO	Floating
FERR#	High	VCC2DET	Low
HIT#	High	VCC2H/L#	Low
HITM#	High	W/R#	Low
HLDA	Low	-	-

Registers

Table 32 on page 175 shows the state of all architecture registers and Model-Specific Registers (MSRs) after the processor has completed its initialization due to the recognition of the assertion of RESET.