

## HIGH-SPEED 2.5V 16/8K x 8 DUAL-PORT STATIC RAM

# PRELIMINARY IDT70T06/5L

### **Features**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Commercial: 20/25ns (max.)
  - Industrial: 25ns (max.)
- Low-power operation
  - IDT70T06/5L


Active: 200mW (typ.)

Standby: 600µW (typ.)

 IDT70T06/5 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device

- M/S = VIH for BUSY output flag on Master M/S = VIL for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- \* Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- LVTTL-compatible, single 2.5V (±100mV) power supply
- Available in a 64-pin TQFP and 100-pin fpBGA
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

## **Functional Block Diagram**



#### NOTES:

- 1. A13 is a NC for IDT70T05.
- 2. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 3. BUSY outputs and INT outputs are non-tri-stated push-pull

**AUGUST 2002** 

©2002 Integrated Device Technology, Inc. DSC-5668/1

## **Description**

The IDT70T06/5 is a high-speed 16/8K x 8 Dual-Port Static RAM. The IDT70T06/5 is designed to be used as a stand-alone 128K-bit Dual-Port Static RAM or as a combination MASTER/SLAVE Dual-Port Static RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port Static RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{CE}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 200mW of power.

The IDT70T06/5 is packaged in a 64-pin Thin Quad Flatpack and 100-pin fine pitch Ball Grd Array.

## Pin Configurations(1,2,3,4)



- 1. A13 is a NC for IDT70T05.
- 2. All VDD pins must be connected to power supply
- 3. All Vss pins must be connected to ground supply.
- 4. PN-64 package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part marking.

# Pin Configurations(1,2,3,4) (con't.)

IDT70T06/5BF BF100<sup>(5)</sup>

100-PinfpBGA Top View<sup>(6)</sup>

08/14/02

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
<b>A</b> 6R	<b>A</b> 9R	<b>A</b> 12R	NC	Vss	Vss	NC	R/WR	NC	I/O7R
B1	B2	B3	B4	B5	B6	В7	B8	B9	B10
NC	NC	<b>A</b> 8R	<b>A</b> 10R	NC	NC	<b>А</b> 13R <sup>(1)</sup>	OEr	NC	I/ <b>O</b> 6R
C1	C2	C3	C4	C5	C6	C7	C8	C9	С10
<b>A</b> 3R	<b>A</b> 4R	<b>A</b> 5R	<b>A</b> 7R	NC	NC	CER	NC	NC	I/ <b>О</b> 3R
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10
A1R	INTR	<b>A</b> 2R	NC	<b>A</b> 11R	NC	SEMR	NC	I/O5R	I/O1R
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10
M/S	BUSYR	<b>A</b> 0R	<b>A</b> 1L	Vss	<b>V</b> SS	I/O4R	I/O2R	I/ <b>O</b> 0R	VDD
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
Vss	BUSYL	<b>A</b> 0L	NC	Vdd	Vss	Vdd	I/O5L	I/O6L	I/O7L
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10
INTL	<b>А</b> 3L	<b>A</b> 6L	NC	NC	SEML	NC	I/ <b>O</b> 3L	<b>V</b> SS	I/ <b>O</b> 4L
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10
<b>A</b> 2L	<b>A</b> 5L	<b>A</b> 10L	NC	NC	CEL	NC	NC	NC	I/O2L
J1	J2	J3	J4	J5	J6	J7	J8	<sup>J9</sup>	J10
<b>A</b> 4L	<b>A</b> 8L	<b>A</b> 11L	NC	NC	<b>A</b> 13L <sup>(1)</sup>	<b>R/W</b> L	NC	<b>V</b> ss	I/O1L
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10
<b>A</b> 7L	<b>A</b> 9L	<b>A</b> 12L	NC	Vdd	Vdd	NC	NC	OEL	I/O0L

5668 drw 03

- 1. A13 is a NC for IDT70T05.
- 2. All VDD pins must be connected to power supply.
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 1.18 in x 1.18 in x .16 in.
- 5. This package code is used to reference the package diagram.6. This text does not indicate orientation of the actual part marking.

### **Pin Names**

Left Port	Right Port	Names		
<u>C</u> EL <u>C</u> ER		Chip Enable		
R/WL	R/W̄R	Read/Write Enable		
ŌĒL	<del>OE</del> R	Output Enable		
A0L - A13L <sup>(1)</sup>	Aor - A13R <sup>(1)</sup>	Address		
1/O0L - 1/O7L	I/Oor - I/O7R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
ĪNTL	ĪNTr	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
M	/S	Master or Slave Select		
VDD		Power (2.5V)		
V	SS	Ground (0V)		

5668 tbl 01

NOTE:

1. A13 is a NC for IDT70T05.

**Truth Table I: Non-Contention Read/Write Control** 

	Inpu	ıts <sup>(1)</sup>		Outputs	
CE	R/W	ŌĒ	SEM	I/O <sub>0-7</sub>	Mode
Н	Х	Χ	Н	High-Z	Deselected: Power-Down
L	L	Х	Н	DATAIN	Write to Memory
L	Н	L	Н	DATAоит	Read Memory
Х	Х	Н	Х	High-Z	Outputs Disabled

NOTE:

1. AoL — A13L ≠ AoR — A13R

5668 tbl 02

# Truth Table II: Semaphore Read/Write Control(1)

	Inputs Outputs			Outputs		
CE	R/W	Œ	SEM	I/O <sub>0-7</sub>	Mode	
Н	Н	L	L	DATAout	Read Data in Semaphore Flag	
Н	1	Х	L	DATAIN	Write I/Oo into Semaphore Flag	
L	Х	Х	L	_	Not Allowed	

NOTE:

5668 tbl 03

<sup>1.</sup> There are eight semaphore flags written to via I/Oo and read from I/Oo - I/O7. These eight semaphores are addressed by Ao - A2.

## **Absolute Maximum Ratings**(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-65 to +150	٥C
NLT	Junction Temperature	+150	°C
Іоит	DC Output Current	50	mA

#### 5668 tbl 04

5668 tbl 07

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

# Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

#### NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

# Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	<b>V</b> DD
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV

5668 tbl 05

5668 tbl 06

#### NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	2.4	2.5	2.6	٧
Vss	Ground	0	0	0	٧
Vн	Input High Voltage	1.7		V <sub>DD</sub> +0.3 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.7	٧

#### NOTES:

- VIL≥ -1.5V for pulse width less than 10ns.
- 2. VTERM must not exceed VDD +0.3V

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V ± 100mV)

			70T06/5L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 2.6V$ , $V_{IN} = 0$ V to $V_{DD}$	_	5	μΑ
ILO	Output Leakage Current	Vout = 0V to VDD	_	5	μΑ
Vol	Output Low Voltage	IoL = +2mA	_	0.4	V
Vон	Output High Voltage	IOH = -2mA	2.0		V

#### NOTE

1. At VDD ≤ 2.0V input leakages are undefined.

5668 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V ± 100mV)

		70T06/5L20 70T06/ Com'l Only Com & In								m′l	
Symbol	Parameter	Test Condition	Versio	on	Typ. <sup>(2)</sup>	Мах.	Typ. <sup>(2)</sup>	Мах.	Unit		
ldd	Dynamic Operating Current	CE = VIL, Outputs Disabled SEM = VIH	COM'L	L	80	140	70	130	mA		
	(Both Ports Active)	$f = f_{MAX}^{(3)}$	IND	L	_		100	160			
ISB1	Standby Current (Both Ports - TTL	CER and CEL = VIH SEMR = SEML = VIH	COM'L	L	12	20	7	17	mA		
	Level Inputs)		IND	L	_	_	12	25			
ISB2	(One Port - TTL	$\overline{CE}$ 'A" = V <sub>I</sub> L and $\overline{CE}$ 'B" = V <sub>I</sub> H <sup>(1)</sup> Active Port Outputs Disabled, $\underline{f}$ = $\underline{f}$ MAX <sup>(3)</sup> $\underline{SEM}$ R = $\underline{SEM}$ L = V <sub>I</sub> H	COM'L	L	55	90	40	80	mA		
	Level Inputs)		IND	L			55	100			
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER ≥ VDD - 0.2V, VN > VDD - 0.2V or	COM'L	L	0.05	2.5	0.05	2.5	mA		
	, ,	$\frac{V_{IN} \leq 0.2V, f = 0^{(4)}}{\overline{SEMR}} = \overline{SEML} \geq V_{DD}-0.2V$	IND	L	_	_	0.2	5.0			
ISB4 Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}$ "B" $\stackrel{-}{>}$ VDD - $0.2V^{(1)}$	COM'L	L	55	90	40	80	mA			
1		$\begin{array}{l} \text{Vin} \geq \text{Vdd} \cdot 0.2 \overline{\text{V}} \text{ or } \text{Vin} \leq 0.2 \text{V} \\ \text{Active Port Outputs Disabled,} \\ f = \text{fmax}^{(s)} \end{array}$	IND	L	_	_	55	100			

#### NOTES:

- 5668 tbl 09
- 1. Port "A" may be either left or right port. Port "B" is the opposite from port "A". 2.  $V_{DD} = 2.5V$ ,  $T_A = +25$ °C, and are not production tested.  $l_{DD}$  dc = 85mA (typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.


### **AC Test Conditions**

Input Pulse Levels	GND to 2.5V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	Figure 1
•	5668 tbl 10

 $50\Omega$  $50\Omega$ DATAOUT 1.25V BUSY 10pF / 5pF' ĪNT (Tester) 5668 drw 04

Figure 1. AC Output Test Load \*(For tlz, thz, twz, tow)

# **Timing of Power-Up Power-Down**




**AC Electrical Characteristics Over the** Operating Temperature and Supply Voltage Range

			5/5L20 I Only	70T06/5L25 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
READ CYCLE							
trc	Read Cycle Time	20		25		ns	
taa	Address Access Time		20		25	ns	
tace	Chip Enable Access Time <sup>(3)</sup>		20		25	ns	
tabe	Byte Enable Access Time <sup>(3)</sup>		20	_	25	ns	
taoe	Output Enable Access Time <sup>(3)</sup>		12	_	13	ns	
tон	Output Hold from Address Change	3		3		ns	
tLZ	Output Low-Z Time <sup>(1,2)</sup>	3		3		ns	
tHZ	Output High-Z Time <sup>(1,2)</sup>		12	_	15	ns	
tpu	Chip Enable to Power Up Time <sup>(1,2)</sup>	0	_	0	_	ns	
tpd	Chip Disable to Power Down Time <sup>(1,2)</sup>		20		25	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		10		ns	
tsaa	Semaphore Address Access <sup>(3)</sup>		20		25	ns	

5668 tbl 11 NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterization, but is not production tested. To access RAM,  $\overline{\text{CE}} = \text{VIL}$  and  $\overline{\text{SEM}} = \text{VIL}$ . To access semaphore,  $\overline{\text{CE}} = \text{VIH}$  and  $\overline{\text{SEM}} = \text{VIL}$ .

# Waveform of Read Cycles<sup>(5)</sup>



- Timing depends on which signal is asserted last  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ .
- tbbb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- SEM = VIH.


## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

			5/5L20 I Only	70T06/5L25 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
WRITE CYCLE	<u> </u>						
twc	Write Cycle Time	20	_	25	_	ns	
tew	Chip Enable to End-of-Write <sup>(3)</sup>	15		20		ns	
taw	Address Valid to End-of-Write	15	_	20		ns	
tas	Address Set-up Time <sup>(3)</sup>	0	_	0		ns	
twp	Write Pulse Width	15	_	20	_	ns	
twr	Write Recovery Time	0	_	0	_	ns	
tow	Data Valid to End-of-Write	15	_	15	_	ns	
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	12		15	ns	
toн	Data Hold Time <sup>(4)</sup>	0	_	0	_	ns	
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>	_	12		15	ns	
tow	Output Active from End-of-Write <sup>(1,2,4)</sup>	0		0		ns	
tswrd	SEM Flag Write to Read Time	5		5		ns	
tsps	SEM Flag Contention Window	5		5		ns	


5668 tbl 12

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 1).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access SRAM,  $\overline{CE} = VIL$ ,  $\overline{SEM} = VIH$ . To access semaphore,  $\overline{CE} = VIH$  and  $\overline{SEM} = VIL$ . Either condition must be valid for the entire tew time.
- 4. The specification for tbH must be met by the device supplying write data to the SRAM under all operating conditions. Although tbH and tow values will vary over voltage and temperature, the actual tbH will always be smaller than the actual tow.

# Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,3,5,8)




# Timing Waveform of Write Cycle No. 2, $\overline{\text{CE}}$ Controlled Timing<sup>(1,3,5,8)</sup>



- R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW  $\overline{\text{CE}}$  and a LOW  $\overline{\text{R/W}}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $\overline{RW}$  (or  $\overline{SEM}$  or  $\overline{RW}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W low transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last  $\overline{\text{CE}}$  or  $R\overline{W}$ .
- 7. Timing depends on which enable signal is de-asserted first  $\overline{\text{CE}}$  or  $R/\overline{W}$ .
- 8. If  $\overline{OE}$  is LOW during R/ $\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If  $\overline{OE}$  is HIGH during an R/ $\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access SRAM,  $\overline{\text{CE}} = \text{VIL}$  and  $\overline{\text{SEM}} = \text{VIH}$ . To access Semaphore,  $\overline{\text{CE}} = \text{VIH}$  and  $\overline{\text{SEM}} = \text{VIL}$ . tew must be met for either condition.


## Timing Waveform of Semaphore Read after Write Timing, Either Side<sup>(1)</sup>



#### NOTES:

- 1.  $\overline{CE}$  = ViH for the duration of the above timing (both write and read cycle).
- 2. "DATAOUT VALID" represents all I/O's (I/Oo I/O7) equal to the semaphore value.

# Timing Waveform of Semaphore Write Contention (1,3,4)



- 1.  $DOR = DOL = VIL, \overline{CE}R = \overline{CE}L = VIH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.$
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from  $R/\overline{W}^*A^*$  or  $\overline{SEM}^*A^*$  going HIGH to  $R/\overline{W}^*B^*$  or  $\overline{SEM}^*B^*$  going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## **AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range**


			5/5L20 I Only	70T06/5L25 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
BUSY TIMING	$G(M/\overline{S} = VIH)$						
<b>t</b> baa	BUSY Access Time from Address Match		20		20	ns	
tBDA	BUSY Disable Time from Address Not Matched		20		20	ns	
<b>t</b> BAC	BUSY Access Time from Chip Enable LOW		20		20	ns	
tBDC	BUSY Disable Time from Chip Enable HIGH	_	17	_	17	ns	
taps	Arbitration Priority Set-up Time (2)	5		5	_	ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		30		30	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	15		17		ns	
BUSY TIMING	$G(M/\overline{S} = VIL)$						
twB	BUSY Input to Write <sup>(4)</sup>	0		0		ns	
twn	Write Hold After BUSY <sup>(5)</sup>	15		17		ns	
PORT-TO-PO	rt delay timing						
twdd	Write Pulse to Data Delay <sup>(1)</sup>		45		50	ns	
todd	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	35	_	35	ns	

5668 drw 11

#### NOTES:


- Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Write Port-To-Port Read and BUSY (M/S = VIH)".
- To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.

# Timing Waveform of Write Port-to-Port Read and $\overline{BUSY}^{(2,4,5)}$ (M/ $\overline{S}$ = VIH)



- To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S} = VIL$  (SLAVE).
- $\overline{CE}L = \overline{CE}R = VIL$
- 3.  $\overline{OE} = VIL$  for the reading port.
- 4. If  $M/\overline{S} = VIL(slave)$  then  $\overline{BUSY}$  is input. Then for this example  $\overline{BUSY}^*A^* = VIH$  and  $\overline{BUSY}^*B^*$  input is shown above.
- 5. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".


## **Timing Waveform of Write with BUSY**




#### NOTES:

- 1. twn must be met for both BUSY input (slave) output master.
- 2. BUSY is asserted on Port "B" Blocking R/W"B", until BUSY "B" goes HIGH.
- 3. twb is only for the slave version.

# Waveform of $\overline{BUSY}$ Arbitration Controlled by $\overline{CE}$ Timing<sup>(1)</sup> (M/ $\overline{S}$ = VIH)



# Waveform of $\overline{BUSY}$ Arbitration Cycle Controlled by Address Match Timing<sup>(1)</sup> (M/ $\overline{S}$ = VIH)




- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.


**AC Electrical Characteristics Over the** Operating Temperature and Supply Voltage Range

			6/5L20 Only	70T06 Co &		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT TI	MING					
tas	Address Set-up Time	0		0		ns
twr	Write Recovery Time	0		0		ns
tins	Interrupt Set Time		20		20	ns
tinr	Interrupt Reset Time	_	20		20	ns

5668 tbl 14

# Waveform of Interrupt Timing<sup>(1)</sup>





- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Truth Table III.
- Timing depends on which enable signal (CE or R/W) is asserted last.
  Timing depends on which enable signal (CE or R/W) is de-asserted first.

## Truth Table III — Interrupt Flag<sup>(1)</sup>

Left Port				Right Port						
R/WL	CEL	<b>ŌE</b> L	A13L-A0L	ΪΝΤι	R/W̄R	<b>C</b> ĒR	<b>ŌĒ</b> R	A13R-A0R	Ī <b>NT</b> R	Function
L	L	Χ	3FFF <sup>(4)</sup>	Χ	Χ	Χ	Χ	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFF <sup>(4)</sup>	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	3FFE <sup>(4)</sup>	Х	Set Left INTL Flag
Х	L	L	3FFE <sup>(4)</sup>	H <sup>(2)</sup>	Х	Χ	Х	Х	Х	Reset Left INTL Flag

#### NOTES:

5668 tbl 15

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
- 2. If BUSYL = VIL, then no change.
- 3. If  $\overline{BUSY}R = VIL$ , then no change.
- 4. A13 is a NC for IDT70T05, therefore Interrupt Addresses are 1FFF and 1FFE.

# Truth Table IV — Address BUSY Arbitration

Inputs			Out	puts	
<u>C</u> EL	<b>ՇĒ</b> R	A13L-A0L <sup>(4)</sup> A13R-A0R	BUSY <sub>L</sub> (1)	BUSY <sub>R</sub> (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

5668 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70T06/5 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYR and BUSYR outputs cannot be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.
- 4. A13 is a NC for IDT70T05. Address comparison will be for A0 A12.

# **Truth Table V** — **Example of Semaphore Procurement Sequence** (1,2,3)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

### NOTES:

5668 tbl 17

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70T06/5.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo I/O7). These eight semaphores are addressed by Ao -A2.
- 3.  $\overline{\text{CE}}$  = VIH,  $\overline{\text{SEM}}$  = VIL to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70T06/5 SRAMs.

## **Functional Description**

The IDT70T06/5 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70T06/5 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  = VIH). When a port is enabled, access to the entire memory array is permitted.

## **Interrupts**

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 3FFE (HEX). The leftport clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the leftport writes to memory location 3FFF (HEX) (1FFE or 1FFF for IDT70T05) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 3FFF. The message (8 bits) at 3FFE or 3FFF (1FFE or 1FFF for IDT70T05) is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF (1FFE or 1FFF for IDT70T05) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

# **Busy Logic**

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the  $\overline{BUSY}$  logic can be disabled by placing the part in slave mode with the  $\overline{M/S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port

by tying the BUSY pin for that port LOW.

The BUSY outputs on the IDT 70T06/5 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70T06/5 SRAM array in width while using \$\overline{BUSY}\$ logic, one master part is used to decide which side of the SRAM array will receive a \$\overline{BUSY}\$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the \$\overline{BUSY}\$ signal as a write inhibit signal. Thus on the IDT70T06/5 RAM the \$\overline{BUSY}\$ pin is an output if the part is used as a master (M/\$\overline{S}\$ pin = VIH), and the \$\overline{BUSY}\$ pin is an input if the part used as a slave (M/\$\overline{S}\$ pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating BUSY on one side of the array and another master indicating BUSY on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for part of the other word.

The  $\overline{BUSY}$  arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{BUSY}$  flag to be output from the master before the actual write pulse can be initiated with the  $R/\overline{W}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

# **Semaphores**

The IDT70T06/5 is an extremely fast Dual-Port 16/8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared

resource.

The Dual-Port SRAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port SRAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  are both HIGH.

Systems which can best use the IDT70T06/5 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70T06/5's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70T06/5 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## **How the Semaphore Flags Work**

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it assumes control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70T06/5 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and R/W) as they would be used in accessing a

standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM}$  or  $\overline{OE})$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no

longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## **Using Semaphores—Some Examples**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70T06/5's Dual-Port SRAM. Say the 16K x 8 SRAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port SRAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by

writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port SRAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port SRAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned SRAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70T06/5 Semaphore Logic

## **Ordering Information**



#### NOTE:

1. Contact your local sales office for Industrial temp range in other speeds, packages and powers.

## **Preliminary Datasheet:** Definition

"PRELIMINARY' datasheets contain descriptions for products that are in early release.

## **Datasheet Document History**

08/15/02: Initial Public Release



**CORPORATE HEADQUARTERS** 

6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com