## DATA SHEET

# MOS INTEGRATED CIRCUIT μ**PD4482161, 4482181, 4482321, 4482361**

### 8M-BIT CMOS SYNCHRONOUS FAST SRAM FLOW THROUGH OPERATION

#### Description

The  $\mu$ PD4482161 is a 524,288-word by 16-bit, the  $\mu$ PD4482181 is a 524,288-word by 18-bit, the  $\mu$ PD4482321 is a 262,144-word by 32-bit and the  $\mu$ PD4482361 is a 262,144-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-transistor memory cell.

The  $\mu$ PD4482161,  $\mu$ PD4482181,  $\mu$ PD4482321 and  $\mu$ PD4482361 integrate unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The  $\mu$ PD4482161,  $\mu$ PD4482181,  $\mu$ PD4482321 and  $\mu$ PD4482361 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The  $\mu$ PD4482161,  $\mu$ PD4482181,  $\mu$ PD4482321 and  $\mu$ PD4482361 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

#### Features

- 3.3 V or 2.5 V core supply
- Synchronous operation
- Operating temperature : T<sub>A</sub> = 0 to 70 °C (-A65, -A75, -A85, -C75, -C85)

 $T_A = -40$  to +85 °C (-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)

- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs for flow through operation
- All registers triggered off positive clock edge
- 3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs
- Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)
- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable : /BW1 to /BW4, /BWE (µPD4482321, µPD4482361)

/BW1, /BW2, /BWE (µPD4482161, µPD4482181)

Global write enable : /GW

- Three chip enables for easy depth expansion
- Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. M14521EJ4V0DS00 (4th edition) Date Published February 2006 NS CP(K) Printed in Japan

The mark <R> shows major revised points.

© NEC Electronics Corporation 2000

The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

#### <R> Ordering Information

The ordering information is classified as following.

- Operating Temperature  $T_A = 0$  to 70°C Conventional Products
- Operating Temperature  $T_A = 0$  to 70°C Lead-Free Products
- Operating Temperature  $T_A = -40$  to  $+85^{\circ}C$  Conventional Products
- Operating Temperature  $T_{\text{A}} = -40$  to  $+85^{\circ}C$  Lead-Free Products

#### (1) Operating Temperature $T_A = 0$ to 70°C Conventional Products

Part number	Access	Clock	Core Supply	I/O Interface	Operating	Package
	Time	Frequency	Voltage		Temperature	
	ns	MHz	V		°C	
μPD4482161GF-A65	6.5	133	3.3 ± 0.165	3.3 V LVTTL <sup>Note</sup>	0 to 70	100-pin PLASTIC
μPD4482161GF-A75	7.5	117		3.3 V or 2.5 V LVTTL		LQFP (14 × 20)
μPD4482161GF-A85	8.5	100				
μPD4482181GF-A65	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482181GF-A75	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482181GF-A85	8.5	100				
μPD4482321GF-A65	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482321GF-A75	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482321GF-A85	8.5	100				
μPD4482361GF-A65	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482361GF-A75	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482361GF-A85	8.5	100				
μPD4482161GF-C75	7.5	117	2.5 ± 0.125	2.5 V LVTTL		
μPD4482161GF-C85	8.5	100				
μPD4482181GF-C75	7.5	117				
μPD4482181GF-C85	8.5	100				
μPD4482321GF-C75	7.5	117				
μPD4482321GF-C85	8.5	100				
μPD4482361GF-C75	7.5	117				
μPD4482361GF-C85	8.5	100				

Note Although 2.5V LVTTL interface can also be used, a performance becomes equivalent to -A75 (117 MHz).

Part number	Access Time ns	Clock Frequency MHz	Core Supply Voltage V	I/O Interface	Operating Temperature °C	Package
μPD4482161GF-A65-A	6.5	133	3.3 ± 0.165	3.3 V LVTTL <sup>Note</sup>	0 to 70	100-pin PLASTIC
μPD4482161GF-A75-A	7.5	117		3.3 V or 2.5 V LVTTL		LQFP (14 × 20)
μPD4482161GF-A85-A	8.5	100				
μPD4482181GF-A65-A	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482181GF-A75-A	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482181GF-A85-A	8.5	100				
μPD4482321GF-A65-A	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482321GF-A75-A	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482321GF-A85-A	8.5	100				
μPD4482361GF-A65-A	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482361GF-A75-A	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482361GF-A85-A	8.5	100				
μPD4482161GF-C75-A	7.5	117	$2.5 \pm 0.125$	2.5 V LVTTL		
μPD4482161GF-C85-A	8.5	100				
μPD4482181GF-C75-A	7.5	117				
μPD4482181GF-C85-A	8.5	100				
μPD4482321GF-C75-A	7.5	117				
μPD4482321GF-C85-A	8.5	100				
μPD4482361GF-C75-A	7.5	117				
μPD4482361GF-C85-A	8.5	100				

#### (2) Operating Temperature $T_A = 0$ to 70°C Lead-Free Products

Note Although 2.5V LVTTL interface can also be used, a performance becomes equivalent to -A75 (117 MHz).

Remark Products with -A at the end of the part number are lead-free products.

Part number	Access	Clock	Core Supply	I/O Interface	Operating	Package
	Time	Frequency	Voltage		Temperature	
	ns	MHz	V		°C	
μPD4482161GF-A65Y	6.5	133	3.3 ± 0.165	3.3 V LVTTL <sup>Note</sup>	-40 to +85	100-pin PLASTIC
μPD4482161GF-A75Y	7.5	117		3.3 V or 2.5 V LVTTL		LQFP (14 × 20)
μPD4482161GF-A85Υ	8.5	100				
μPD4482181GF-A65Υ	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482181GF-A75Y	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482181GF-A85Y	8.5	100				
μPD4482321GF-A65Υ	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482321GF-A75Y	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482321GF-A85Y	8.5	100				
μPD4482361GF-A65Y	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482361GF-A75Y	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482361GF-A85Y	8.5	100				
μPD4482161GF-C75Υ	7.5	117	2.5 ± 0.125	2.5 V LVTTL		
μPD4482161GF-C85Υ	8.5	100				
μPD4482181GF-C75Υ	7.5	117				
μPD4482181GF-C85Y	8.5	100				
μPD4482321GF-C75Y	7.5	117				
μPD4482321GF-C85Y	8.5	100				
μPD4482361GF-C75Y	7.5	117				
μPD4482361GF-C85Y	8.5	100				

#### (3) Operating Temperature $T_A = -40$ to $+85^{\circ}C$ Conventional Products

Note Although 2.5V LVTTL interface can also be used, a performance becomes equivalent to -A75Y (117 MHz).

Part number	Access	Clock	Core Supply	I/O Interface	Operating	Package
	Time	Frequency	Voltage		Temperature	
	ns	MHz	V		°C	
μPD4482161GF-A65Y-A	6.5	133	3.3 ± 0.165	3.3 V LVTTL <sup>Note</sup>	-40 to +85	100-pin PLASTIC
μPD4482161GF-A75Y-A	7.5	117		3.3 V or 2.5 V LVTTL		LQFP (14 × 20)
μPD4482161GF-A85Y-A	8.5	100				
μPD4482181GF-A65Y-A	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482181GF-A75Y-A	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482181GF-A85Y-A	8.5	100				
μPD4482321GF-A65Y-A	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482321GF-A75Y-A	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482321GF-A85Y-A	8.5	100				
μPD4482361GF-A65Y-A	6.5	133		3.3 V LVTTL <sup>Note</sup>		
μPD4482361GF-A75Y-A	7.5	117		3.3 V or 2.5 V LVTTL		
μPD4482361GF-A85Y-A	8.5	100				
μPD4482161GF-C75Y-A	7.5	117	2.5 ± 0.125	2.5 V LVTTL		
μPD4482161GF-C85Y-A	8.5	100				
μPD4482181GF-C75Y-A	7.5	117				
μPD4482181GF-C85Y-A	8.5	100				
μPD4482321GF-C75Y-A	7.5	117				
μPD4482321GF-C85Y-A	8.5	100				
μPD4482361GF-C75Y-A	7.5	117				
μPD4482361GF-C85Y-A	8.5	100				

#### (4) Operating Temperature $T_A = -40$ to $+85^{\circ}C$ Lead-Free Products

Note Although 2.5V LVTTL interface can also be used, a performance becomes equivalent to -A75Y (117 MHz).

**Remark** Products with -A at the end of the part number are lead-free products.

#### **Pin Configurations**

/xxx indicates active low signal.

### 100-pin PLASTIC LQFP (14 x 20) [μPD4482161GF, μPD4482181GF] [μPD4482161GF-A, μPD4482181GF-A]

#### Marking Side /BWE /BW2 /BW1 /CE2 CLK /GW AD/ VDD Vss CES ÅΡ Ю AC AC y y A6 A7 Q A9 A9 0 0 Q C C 0 0 $\bigcirc$ С Ο С $\bigcirc$ Ο 0 $\cap$ С 0 Q 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 NC O-1 80 79 2 NC O-З 78 NC O-4 77 VddQ ()-VssQ O-5 76 -O VssQ NC O-6 75 NC O-7 74 I/O9 🔾 8 73 ►O I/08 I/O10 〇<del>~</del> 9 72 -O I/07 VssQ O-10 71 -O VssQ VDDQ O-11 70 I/011 O-69 12 ►O I/O6 I/012 🔾 13 68 ►O I/O5 NC O-14 67 -O Vss 66 VDD O-15 NC O-16 65 -O ZZ Vss O-17 64 I/O13 🔾 -O I/O4 18 63 I/014 O-19 62 ►O I/O3 VDDQ O-20 61 VssQ O-21 60 -O VssQ I/O15 O-22 59 ►O I/O2 **-**○ I/O1 I/O16 〇<del>-</del> 58 23 I/OP2, NC 🔾 24 57 $NC \bigcirc$ 25 56 -O VssQ VssQ O-26 55 VDDQ O-27 54 NC O-28 53 -O NC NC O 29 52 $NC \bigcirc$ 30 51 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Q Q Ó Q Ċ Ċ Q Ó Ó Ć С NODE NC A17 A10 A2 A1 A0 NC Vss Vbd A5 A11 A12 A13 A14 A15 A16 A4 AЗ

Remark Refer to Package Drawing for the 1-pin index mark.

<R>


#### Pin Identification (µPD4482161GF, µPD4482181GF, µPD4482161GF-A, µPD4482181GF-A)

Symbol	Pin No.	Description
A0 to A18	37, 36, 35, 34, 33, 32, 100, 99, 82,	Synchronous Address Input
	81, 44, 45, 46, 47, 48, 49, 50, 43, 80	
I/O1 to I/O16	58, 59, 62, 63, 68, 69, 72, 73, 8, 9,	Synchronous Data In,
	12, 13, 18, 19, 22, 23	Synchronous / Asynchronous Data Out
I/OP1, NC Note	74	Synchronous Data In (Parity),
I/OP2, NC Note	24	Synchronous / Asynchronous Data Out (Parity)
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1, /BW2, /BWE	93, 94, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30,	No Connection
	38, 39, 42, 51, 52, 53, 56, 57, 66, 75,	
	78, 79, 95, 96	

**Note** NC (No Connection) is used in the  $\mu$ PD4482161GF.

I/OP1 and I/OP2 are used in the  $\mu$ PD4482181GF.

100-pin PLASTIC LQFP (14 x 20) [μPD4482321GF, μPD4482361GF] [μPD4482321GF-A, μPD4482361GF-A]



Remark Refer to Package Drawing for the 1-pin index mark.

### <R>

### Pin Identification (μPD4482321GF, μPD4482361GF, μPD4482321GF-A, μPD4482361GF-A)


Symbol	Pin No.	Description
A0 to A17	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44,	Synchronous Address Input
	45, 46, 47, 48, 49, 50, 43	
I/O1 to I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72,	Synchronous Data In,
	73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13,	Synchronous / Asynchronous Data Out
	18, 19, 22, 23, 24, 25, 28, 29	
I/OP1, NC <sup>Note</sup>	51	Synchronous Data In (Parity),
I/OP2, NC Note	80	Synchronous / Asynchronous Data Out (Parity)
I/OP3, NC Note	1	
I/OP4, NC Note	30	
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1 to /BW4, /BWE	93, 94, 95, 96, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	14, 16, 38, 39, 42, 66	No Connection

**Note** NC (No Connection) is used in the *µ*PD4482321GF.

I/OP1 to I/OP4 are used in the  $\mu$ PD4482361GF.

#### **Block Diagrams**

#### [*µ*PD4482161, *µ*PD4482181]



#### **Burst Sequence**

#### [μPD4482161, μPD4482181]


#### Interleaved Burst Sequence Table (MODE = VDD)

External Address	A18 to A2, A1, A0
1st Burst Address	A18 to A2, A1, /A0
2nd Burst Address	A18 to A2, /A1, A0
3rd Burst Address	A18 to A2, /A1, /A0

#### Linear Burst Sequence Table (MODE = Vss)

External Address	A18 to A2, 0, 0	A18 to A2, 0, 1	A18 to A2, 1, 0	A18 to A2, 1, 1
1st Burst Address	A18 to A2, 0, 1	A18 to A2, 1, 0	A18 to A2, 1, 1	A18 to A2, 0, 0
2nd Burst Address	A18 to A2, 1, 0	A18 to A2, 1, 1	A18 to A2, 0, 0	A18 to A2, 0, 1
3rd Burst Address	A18 to A2, 1, 1	A18 to A2, 0, 0	A18 to A2, 0, 1	A18 to A2, 1, 0

#### [*µ*PD4482321, *µ*PD4482361]



#### **Burst Sequence**

#### [µPD4482321, µPD4482361]

#### Interleaved Burst Sequence Table (MODE = VDD)

External Address	A17 to A2, A1, A0
1st Burst Address	A17 to A2, A1, /A0
2nd Burst Address	A17 to A2, /A1, A0
3rd Burst Address	A17 to A2, /A1, /A0

#### Linear Burst Sequence Table (MODE = Vss)

External Address	A17 to A2, 0, 0	A17 to A2, 0, 1	A17 to A2, 1, 0	A17 to A2, 1, 1
1st Burst Address	A17 to A2, 0, 1	A17 to A2, 1, 0	A17 to A2, 1, 1	A17 to A2, 0, 0
2nd Burst Address	A17 to A2, 1, 0	A17 to A2, 1, 1	A17 to A2, 0, 0	A17 to A2, 0, 1
3rd Burst Address	A17 to A2, 1, 1	A17 to A2, 0, 0	A17 to A2, 0, 1	A17 to A2, 1, 0

#### Asynchronous Truth Table

Operation	/G	I/O
Read Cycle	L	Dout
Read Cycle	Н	High-Z
Write Cycle	×	High-Z, Din
Deselected	×	High-Z

**Remark** × : don't care

#### Synchronous Truth Table

Operation	/CE	CE2	/CE2	/AP	/AC	/ADV	/WRITE	CLK	Address
Deselected Note	Н	×	×	×	L	×	×	$L\toH$	None
Deselected Note	L	L	×	L	×	×	×	$L\toH$	None
Deselected Note	L	×	н	L	×	×	×	$L\toH$	None
Deselected Note	L	L	×	н	L	×	×	$L\toH$	None
Deselected Note	L	×	н	н	L	×	×	$L\toH$	None
Read Cycle / Begin Burst	L	Н	L	L	×	×	×	$L\toH$	External
Read Cycle / Begin Burst	L	Н	L	Н	L	×	н	$L\toH$	External
Read Cycle / Continue Burst	×	×	×	Н	Н	L	Н	$L\toH$	Next
Read Cycle / Continue Burst	Н	×	×	×	Н	L	н	$L\toH$	Next
Read Cycle / Suspend Burst	×	×	×	Н	Н	н	н	$L\toH$	Current
Read Cycle / Suspend Burst	Н	×	×	×	Н	Н	Н	$L \rightarrow H$	Current
Write Cycle / Begin Burst	L	Н	L	н	L	×	L	$L\toH$	External
Write Cycle / Continue Burst	×	×	×	Н	Н	L	L	$L\toH$	Next
Write Cycle / Continue Burst	Н	×	×	×	н	L	L	$L\toH$	Next
Write Cycle / Suspend Burst	×	×	×	н	Н	н	L	$L\toH$	Current
Write Cycle / Suspend Burst	Н	×	×	×	Н	Н	L	$L \rightarrow H$	Current

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. × : don't care

/WRITE = H means the following two cases.

(1) /BWE and /GW are HIGH.

(2) /BW1 to /BW4 and /GW are HIGH, and /BWE is LOW.

<sup>2. /</sup>WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

#### Partial Truth Table for Write Enables

### [μPD4482161, μPD4482181]

Operation	/GW	/BWE	/BW1	/BW2
Read Cycle	Н	Н	×	×
Read Cycle	н	L	Н	н
Write Cycle / Byte 1 (I/O [1:8], I/OP1)	н	L	L	н
Write Cycle / Byte 2 (I/O [9:16], I/OP2)	Н	L	Н	L
Write Cycle / All Bytes	н	L	L	L
Write Cycle / All Bytes	L	×	×	×

 $\textbf{Remark} \ \times : \text{don't care}$ 

#### [*µ*PD4482321, *µ*PD4482361]

Operation	/GW	/BWE	/BW1	/BW2	/BW3	/BW4
Read Cycle	н	Н	×	×	×	×
Read Cycle	н	L	н	н	Н	Н
Write Cycle / Byte 1 (I/O [1:8], I/OP1)	н	L	L	н	Н	Н
Write Cycle / Byte 2 (I/O [9:16], I/OP2)	н	L	н	L	Н	Н
Write Cycle / Byte 3 (I/O [17:24], I/OP3)	н	L	Н	Н	L	Н
Write Cycle / Byte 4 (I/O [25:32], I/OP4)	н	L	н	н	Н	L
Write Cycle / All Bytes	н	L	L	L	L	L
Write Cycle / All Bytes	L	×	×	×	×	×

 $\textbf{Remark} \ \times : \text{don't care}$ 

#### ZZ (Sleep) Truth Table

ZZ	Chip Status
$\leq$ 0.2 V	Active
Open	Active
$\geq V \text{DD} - 0.2 \text{ V}$	Sleep

#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	Notes
Supply voltage	Vdd	-,	A65, -A75, -A85	-0.5		+4.0	V	
		-,	A65Y, -A75Y, -A85Y					
		-	C75, -C85	-0.5		+3.0	V	
		-	C75Y, -C85Y					
Output supply voltage	VddQ			-0.5		Vdd	V	
Input voltage	Vin			-0.5		Vdd + 0.5	V	1, 2
Input / Output voltage	Vi/o			-0.5		VddQ + 0.5	V	1, 2
Operating ambient	TA	-A65, -A75, -A	85, -C75, -C85	0		70	°C	
temperature		-A65Y, -A75Y, -A85Y, -C75Y, -C85Y		-40		+85		
Storage temperature	Tstg			-55		+125	°C	

Notes 1. -2.0 V (MIN.)(Pulse width : 2 ns)

2. VDDQ + 2.3 V (MAX.)(Pulse width : 2 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### Recommended DC Operating Conditions

Recommended DC O	perating C	conditions				(1/2)			
Parameter	Symbol	Conditions		-A65, -A75, -A85					
			-A	65Y, -A75Y, -A	.85Y				
			MIN.	TYP.	MAX.				
Supply voltage	Vdd		3.135	3.3	3.465	V			
2.5 V LVTTL interface									
Output supply voltage	VddQ		2.375	2.5	2.9	V			
High level input voltage	Vін		1.7		VddQ + 0.3	V			
Low level input voltage	VIL		-0.3 <sup>Note</sup>		+0.7	V			
3.3 V LVTTL interface									
Output supply voltage	VddQ		3.135	3.3	3.465	V			
High level input voltage	Vін		2.0		VDDQ + 0.3	V			
Low level input voltage	VIL		-0.3 <sup>Note</sup>		+0.8	V			

Note -0.8 V (MIN.)(Pulse width : 2 ns)

#### Recommended DC Operating Conditions

Recommended DC Operating Conditions								
Parameter	Symbol	Conditions	-C75, -C85			Unit		
				-C75Y, -C85Y				
			MIN.	TYP.	MAX.			
Supply voltage	Vdd		2.375	2.5	2.625	V		
Output supply voltage	VddQ		2.375	2.5	2.625	V		
High level input voltage	Vін		1.7		VddQ + 0.3	V		
Low level input voltage	VIL		-0.3 Note		+0.7	V		

Note -0.8 V (MIN.)(Pulse width : 2 ns)


#### DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test conditio	MIN.	TYP.	MAX.	Unit	Note	
Input leakage current	lu	VIN (except ZZ, MODE) = 0 V	-2		+2	μA		
I/O leakage current	Ilo	VI/O = 0 V to VDDQ, Outputs a	-2		+2	μA		
Operating supply current	IDD	Device selected,	-A65			250	mA	
		Cycle = MAX. VIN $\leq$ VIL or VIN $\geq$ VIH, II/0 = 0 mA	-A65Y -A75, -C75 -A75Y, -C75Y			225		
			-A85, -C85 -A85Y, -C85Y			200		
	IDD1	Suspend cycle, Cycle = MAX. /AC, /AP, /ADV, /GW, /BWEs VIN $\leq$ VIL or VIN $\geq$ VIH, II/0 = 0			150			
Standby supply current	ISB	Device deselected, Cycle = 0 VIN $\leq$ VIL or VIN $\geq$ VIH, All inpu			30	mA		
	ISB1	Device deselected, Cycle = 0 VIN $\leq$ 0.2 V or VIN $\geq$ VDD – 0.2 VI/O $\leq$ 0.2 V, All inputs are sta			15			
	ISB2	Device deselected, Cycle = M $VIN \le VIL$ or $VIN \ge VIH$			110			
Power down supply current	Isbzz	$ZZ \ge V$ DD - 0.2 V, VI/O $\le$ VDD	Q + 0.2 V			15	mA	
2.5 V LVTTL interface								
High level output voltage	Vон	Iон = -2.0 mA		1.7			V	
		Iон = -1.0 mA		2.1				
Low level output voltage	Vol	IoL = +2.0 mA				0.7	V	
		IoL = +1.0 mA			0.4			
3.3 V LVTTL interface								
High level output voltage	Vон	Iон = -4.0 mA		2.4			V	
Low level output voltage	Vol	IoL = +8.0 mA				0.4	V	

#### Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	VIN = 0 V			6.0	pF
Input / Output capacitance	Ci/o	VI/O = 0 V			8.0	pF
Clock input capacitance	Cclk	Vclk = 0 V			6.0	pF


**Remark** These parameters are periodically sampled and not 100% tested.



#### Output load condition

CL: 30 pF 5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ)

#### External load at test




Remark CL includes capacitances of the probe and jig, and stray capacitances.

#### Read and Write Cycle (2.5 V LVTTL Interface)

Pa	arameter	Symb	ool	-A65, -A	75, <b>-</b> C75	-A85,	-C85	Unit	Note
				-A65Y, -A7	′5Y, -C75Y	-A85Y,	-C85Y		
				(117 MHz)		(100MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.		
Cycle time		ТКНКН	TCYC	8.6	-	10.0	-	ns	
Clock access	s time	TKHQV	TCD	-	7.5	-	8.5	ns	
Output enab	le access time	TGLQV	TOE	-	3.5	-	3.5	ns	
Clock high to	o output active	TKHQX1	TDC1	2.5	-	2.5	_	ns	
Clock high to	o output change	TKHQX2	TDC2	2.5	_	2.5	_	ns	
Output enab	le to output active	TGLQX	TOLZ	0	_	0	_	ns	
Output disab	le to output High-Z	TGHQZ	TOHZ	0	3.5	0	3.5	ns	
Clock high to output High-Z		TKHQZ	TCZ	2.5	5.0	2.5	5.0	ns	
Clock high pulse width		TKHKL	тсн	2.5	-	2.5	-	ns	
Clock low pulse width		TKLKH	TCL	2.5	-	2.5	-	ns	
Setup times	Address	TAVKH	TAS	1.5	-	2.0	-	ns	
	Address status	TADSVKH	TSS						
	Data in	TDVKH	TDS						
	Write enable	TWVKH	TWS						
	Address advance	TADVVKH	-						
	Chip enable	TEVKH	-						
Hold times	Address	TKHAX	TAH	0.5	-	0.5	-	ns	
	Address status	TKHADSX	TSH						
	Data in	TKHDX	TDH						
	Write enable	ткнwх	TWH						
	Address advance	TKHADVX	_						
	Chip enable	TKHEX	-						
Power down	entry time	TZZE	TZZE	-	8.6	_	10.0	ns	
Power down	recovery time	TZZR	TZZR	_	8.6	_	10.0	ns	

### Read and Write Cycle (3.3 V LVTTL Interface)


Pa	rameter	Symb	ool		65		75	-A85		Unit	Note
				-A65Y (133 MHz)		-A75Y (117 MHz)		-A85Y (100MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Cycle time		ТКНКН	TCYC	7.5	-	8.6	-	10.0	-	ns	
Clock access	s time	TKHQV	TCD	-	6.5	-	7.5	-	8.5	ns	
Output enab	le access time	TGLQV	TOE	-	3.5	-	3.5	-	3.5	ns	
Clock high to	output active	TKHQX1	TDC1	2.5	-	2.5	-	2.5	-	ns	
Clock high to	output change	TKHQX2	TDC2	2.5	-	2.5	-	2.5	-	ns	
Output enab	le to output active	TGLQX	TOLZ	0	-	0	-	0	-	ns	
Output disab	le to output High-Z	TGHQZ	TOHZ	0	3.5	0	3.5	0	3.5	ns	
Clock high to output High-Z		TKHQZ	TCZ	2.5	5.0	2.5	5.0	2.5	5.0	ns	
Clock high pulse width		TKHKL	тсн	2.5	-	2.5	-	2.5	-	ns	
Clock low pulse width		TKLKH	TCL	2.5	-	2.5	-	2.5	-	ns	
Setup times	Address	TAVKH	TAS	1.5	-	1.5	-	2.0	-	ns	
	Address status	TADSVKH	TSS								
	Data in	TDVKH	TDS								
	Write enable	TWVKH	TWS								
	Address advance	TADVVKH	_								
	Chip enable	TEVKH	-								
Hold times	Address	ТКНАХ	TAH	0.5	_	0.5	-	0.5	-	ns	
	Address status	TKHADSX	TSH								
	Data in	TKHDX	TDH								
	Write enable	TKHWX	TWH								
	Address advance	TKHADVX	_								
	Chip enable	TKHEX	-								
Power down	entry time	TZZE	TZZE	-	7.5	-	8.6	-	10.0	ns	
Power down	recovery time	TZZR	TZZR	-	7.5	_	8.6	_	10.0	ns	




Note /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

Remark Qn(A2) refers to output from address A2. Q1 to Q4 refer to outputs according to burst sequence.

WRITE CYCLE




 /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.



Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1 to /BW4 LOW.

 /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW. 



Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1 to /BW4 LOW.


- /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
- 3. Outputs are disabled within one clock cycle after deselect.

SINGLE READ / WRITE CYCLE


Data Sheet M14521EJ4V0DS

Remark /AP is HIGH and /ADV is don't care.





Data Sheet M14521EJ4V0DS




Note  $V_{IN} \le 0.2 \text{ V}$  or  $V_{IN} \ge V_{DD} - 0.2 \text{ V}$ ,  $V_{I/O} \le 0.2 \text{ V}$ 

Data Sheet M14521EJ4V0DS

#### Package Drawing

### 100-PIN PLASTIC LQFP (14x20)



#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	22.0±0.2
В	20.0±0.2
С	14.0±0.2
D	16.0±0.2
F	0.825
G	0.575
н	$0.32\substack{+0.08\\-0.07}$
I	0.13
J	0.65 (T.P.)
К	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.06 \\ -0.05}$
Ν	0.10
Р	1.4
Q	0.125±0.075
R	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
S	1.7 MAX.
	S100GF-65-8ET-1

#### **Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4482161, 4482181, 4482321 and 4482361.

#### **Types of Surface Mount Devices**

μPD4482161GF : 100-pin PLASTIC LQFP (14 x 20) μPD4482181GF : 100-pin PLASTIC LQFP (14 x 20) μPD4482321GF : 100-pin PLASTIC LQFP (14 x 20) μPD4482361GF : 100-pin PLASTIC LQFP (14 x 20)

- <R>  $\mu$ PD4482161GF-A : 100-pin PLASTIC LQFP (14 x 20)
- <R> μPD4482181GF-A : 100-pin PLASTIC LQFP (14 x 20)
- <R> µPD4482321GF-A : 100-pin PLASTIC LQFP (14 x 20)
- <R> µPD4482361GF-A : 100-pin PLASTIC LQFP (14 x 20)

#### **Revision History**

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition $\rightarrow$ This edition)
	edition	edition			
4th edition/	pp.2-5	pp.2,3	Addition	Ordering Information	Lead-free products have been added
Feb. 2006	pp.6-9	pp.4-7	Addition	Pin Configuration	Lead-free products have been added
	p.26	p.24	Addition	Recommended Soldering	Lead-free products have been added
				Conditions	

[MEMO]

[MEMO]

[MEMO]

#### NOTES FOR CMOS DEVICES —

#### **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V<sub>IL</sub> (MAX) and V<sub>IH</sub> (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V<sub>IL</sub> (MAX) and V<sub>IH</sub> (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V<sub>DD</sub> or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### **5** POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **(6)** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

• The information in this document is current as of February, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).