

## 250-mA Ultra Low-Noise LDO Regulator With Error Flag and Discharge Option

### FEATURES

- Ultra Low Dropout—250 mV at 250-mA Load
- Low Noise—75  $\mu\text{V}_{\text{RMS}}$  (10-Hz to 100-kHz)
- Shutdown Control
- 130- $\mu\text{A}$  Ground Current at 250-mA Load
- 2% Guaranteed Output Voltage Accuracy
- 400-mA Peak Output Current Capability
- Uses Low ESR Ceramic Capacitors
- Fast Start-Up (50  $\mu\text{s}$ )
- Fast Line and Load Transient Response ( $\leq 30 \mu\text{s}$ )
- 1- $\mu\text{A}$  Maximum Shutdown Current
- Output Current Limit
- Reverse Battery Protection
- Built-in Short Circuit and Thermal Protection
- Out-of-Regulation Error Flag (POWER<sub>GOOD</sub>)



**RoHS**  
COMPLIANT  
Available

- Output, Auto-Discharge In Shutdown Mode
- Fixed 1.2, 1.8, 2.5, 2.6, 2.8, 3.0, 3.3, 5.0-V Output Voltage Options
- MLP22-5 PowerPAK® Package

### APPLICATIONS

- Cellular Phones, Wireless Handsets
- Noise-Sensitive Electronic Systems, Laptop and Palmtop Computers
- PDAs
- Pagers
- Digital Cameras
- MP3 Player
- Wireless Modem

### DESCRIPTION

The SiP21104 is a 250-mA CMOS LDO (low dropout) voltage regulator. It is the perfect choice for low voltage, low power applications. An ultra low ground current makes this part attractive for battery operated power systems. The SiP21104 also offers ultra low dropout voltage to prolong battery life in portable electronics. Systems requiring a quiet voltage source, such as RF applications, will benefit from the SiP21104's low output noise. The SiP21104 is designed to maintain regulation while delivering 400-mA peak current, making it ideal for systems that have a high surge current upon turn-on.


pull-down circuit is built into the SiP21104 to clamp the output voltage when it rises beyond normal regulation. The SiP21104 automatically discharges the output voltage by connecting the output to ground through a 100- $\Omega$  n-channel MOSFET when the device is put in shutdown mode.

The SiP21104 features reverse battery protection to limit reverse current flow to approximately 1- $\mu\text{A}$  in the event reversed battery is applied at the input, thus preventing damage to the IC.

The SiP21104 is available in a lead (Pb)-free 5-pin MLP22 PowerPAK package and is specified to operate over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

For better transient response and regulation, an active

### TYPICAL APPLICATION CIRCUIT



## ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings	
Input Voltage, $V_{IN}$ to GND	–6.0 to 6.5 V
$V_{ERROR}$ , $V_{SD}$ (See Detailed Description)	–0.3 V to $V_{IN}$
Output Current, $I_{OUT}$	Short Circuit Protected
Output Voltage, $V_{OUT}$	–0.3 V to $V_{IN} + 0.3$ V
Package Power Dissipation, $(P_d)^b$	1.23 W

Thermal Resistance ( $\theta_{JA}$ ) <sup>a</sup>	65°C/W
$R_{(\theta_{JC})}$ <sup>a</sup>	8°C/W
Maximum Junction Temperature, $T_{J(max)}$	150°C
Storage Temperature, $T_{STG}$	–65°C to 150°C

## Notes

- Device mounted with all leads soldered or welded to PC board.
- Derate 15.4 mW/°C above  $T_A = 70^\circ\text{C}$

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE

Input Voltage, $V_{IN}$	2 V to 6 V
Input Voltage, $V_{SD}$	0 V to $V_{IN}$
Output Current	0 to 250 mA
$C_{IN}$ , $C_{OUT}^a$ (Ceramic)	2.2 $\mu\text{F}$

$C_{EB}$ (Ceramic)	0.01 $\mu\text{F}$
Operating Ambient Temperature, $T_A$	–40°C to 85°C
Operating Junction Temperature, $T_J$	–40°C to 125°C

## Notes

- Maximum ESR of  $C_{OUT}$ : 0.2  $\Omega$ .

SPECIFICATIONS								
Parameter	Symbol	Test Conditions Unless Specified $T_A = 25^\circ\text{C}$ , $V_{IN} = V_{OUT(nom)} + 1$ V $I_{OUT} = 1$ mA, $C_{IN} = 2.2$ $\mu\text{F}$ , $C_{OUT} = 2.2$ $\mu\text{F}$ $V_{SD} = 1.5$ V		Temp <sup>a</sup>	Limits –40 to 85°C			Unit
					Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	
Input Voltage Range	$V_{IN}$			Full	2		6	V
Output Voltage Accuracy		$1 \text{ mA} \leq I_{OUT} \leq 250 \text{ mA}$	$V_{OUT} \geq 1.8 \text{ V}$	Room	–2.0	1	2.0	%
				Full	–3.0	1	3.0	
				Room	–2.5	1	2.5	
				Full	–3.5	1	3.5	
Line Regulation ( $V_{OUT} \leq 3$ V)	$\frac{\Delta V_{OUT} \times 100}{\Delta V_{IN} \times V_{OUT(nom)}}$	From $V_{IN} = V_{OUT(nom)} + 1$ V to $V_{OUT(nom)} + 2$ V	Full	–0.06		0.18	%V	
Line Regulation ( $3.0 \text{ V} < V_{OUT} \leq 3.6 \text{ V}$ )			Full	0		0.3		
Line Regulation (5-V Version)			Full	0		0.4		
Dropout Voltage <sup>d, g</sup> ( $V_{OUT(nom)} \geq 2.6$ V)	$V_{IN} - V_{OUT}$	$I_{OUT} = 1$ mA	Room		1		mV	
			Room	$I_{OUT} = 50$ mA		45		80
					Full			50
			Room	$I_{OUT} = 250$ mA		250		350
					Full			415
			Room	$I_{OUT} = 50$ mA		65		100
Full		120						
Dropout Voltage <sup>d, g</sup> ( $V_{OUT(nom)} < 2.6$ V, $V_{IN} \geq 2$ V)	$V_{IN} - V_{OUT}$	Room	$I_{OUT} = 50$ mA		350	520	mV	
				Full		570		
		Room	$I_{OUT} = 250$ mA		100	150		
				Full		180		
Ground Pin Current <sup>e, g</sup> ( $V_{OUT(nom)} \leq 3$ V)	$I_{GND}$	$I_{OUT} = 0$ mA	Room		120	200	$\mu\text{A}$	
			Full		330			
		Room	$I_{OUT} = 250$ mA		110	170		
				Full		200		
Ground Pin Current <sup>e</sup> ( $V_{OUT(nom)} > 3$ V)	$I_{GND}$	$I_{OUT} = 0$ mA	Room		140	225	$\mu\text{A}$	
			Full		275			
		Room	$I_{OUT} = 250$ mA		400			
				Full				
			Full	400			mA	



SPECIFICATIONS							
Parameter	Symbol	Test Conditions Unless Specified $T_A = 25^\circ\text{C}$ , $V_{IN} = V_{OUT(nom)} + 1\text{ V}$ $I_{OUT} = 1\text{ mA}$ , $C_{IN} = 2.2\ \mu\text{F}$ , $C_{OUT} = 2.2\ \mu\text{F}$ $V_{SD} = 1.5\text{ V}$	Temp <sup>a</sup>	Limits -40 to 85°C			Unit
				Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	
Peak Output current	$I_{O(peak)}$	$V_{OUT} \geq 0.95 \times V_{OUT(nom)}$ , $t_{PW} = 2\text{ ms}$	Full	400			mA
Output Noise Voltage	$e_N$	$V_{NOM} = 2.6\text{ V}$ , $BW = 10\text{ Hz to }100\text{ kHz}$ , $0\text{ mA} < I_{OUT} < 250\text{ mA}$ , $C_{NOISE} = 0.01\ \mu\text{F}$	Room		75		$\mu\text{V(rms)}$
Ripple Rejection	$\Delta V_{OUT}/\Delta V_{IN}$	$I_{OUT} = 250\text{ mA}$	$f = 1\text{ kHz}$	Room	60		dB
			$f = 10\text{ kHz}$	Room	40		
			$f = 100\text{ kHz}$	Room	30		
Dynamic Line Regulation	$\Delta V_{O(line)}$	$V_{IN} : V_{OUT(nom)} + 1\text{ V to } V_{OUT(nom)} + 2\text{ V}$ $t_r/t_f = 2\ \mu\text{s}$ , $I_{OUT} = 250\text{ mA}$	Room		20		mV
Dynamic Load Regulation	$\Delta V_{O(load)}$	$I_{OUT} : 1\text{ mA to }250\text{ mA}$ , $t_r/t_f = 2\ \mu\text{s}$	Room		20		
Thermal Shutdown Junction Temperature	$T_{J(S/D)}$		Room		150		°C
Thermal Hysteresis	$T_{HYST}$		Room		20		
Reverse current	$I_R$	$V_{IN} = -6.0\text{ V}$	Room		1		$\mu\text{A}$
Short Circuit Current	$I_{SC}$	$V_{OUT} = 0\text{ V}$	Room		700		mA
<b>Shutdown</b>							
Shutdown Supply Current	$I_{CC(off)}$	$V_{SD} = 0\text{ V}$	Room		0.1	1	$\mu\text{A}$
SD Pin Input Voltage	$V_{SD}$	High = Regulator ON (Rising)	Full	1.5		$V_{IN}$	V
		Low = Regulator OFF (Falling)	Full			0.4	
Auto Discharge Resistance	$R_{DIS}$		Room		100		$\Omega$
SD Pin Input Current <sup>f</sup>	$I_{IN(SD)}$	$V_{SD} = 1.5\text{ V}$ , $V_{IN} = 6\text{ V}$	Room		0.7		$\mu\text{A}$
SD Hysteresis	$V_{HYST(SD)}$		Full		150		mV
$V_{OUT}$ Turn-On Time	$t_{ON}$	$V_{SD}$ (See Figure 1), $I_{LOAD} = 100\text{ nA}$			50		$\mu\text{s}$
<b>ERROR Output</b>							
ERROR High Leakage	$I_{OFF}$	$\overline{\text{ERROR}} \leq V_{IN}$ , $V_{OUT}$ in Regulation	Full			1	$\mu\text{A}$
ERROR Low Leakage	$V_{OL}$	$I_{SINK} = 0.5\text{ mA}$	Full			0.4	V
ERROR Voltage Threshold	$V_{ERROR}$	$V_{OUT}$ Below $V_{OUT(nom)}^g$ , $V_{IN} \geq 2\text{ V}$ $V_{OUT}$ Falling, $I_{OUT} = 1\text{ mA}$ , $V_{OUT(nom)} \geq 2\text{ V}$	Full	-2	-4	-6	%
		$V_{OUT(nom)}^g < 2\text{ V}$ , $V_{IN} > 2\text{ V}$	Full		-4		
ERROR Voltage Threshold Hysteresis	$V_{HYST(ERROR)}$		Room		1.5		

Notes

- Room = 25°C, Full = -40 to 85°C.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at  $V_{OUT} \geq 2\text{ V}$  are measured at  $V_{OUT} = 3.3\text{ V}$ , while typical values for dropout voltage at  $V_{OUT} < 2\text{ V}$  are measured at  $V_{OUT} = 1.8\text{ V}$ .
- Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V differential, provided that  $V_{IN}$  does not drop below 2.0 V.
- Ground current is specified for normal operation as well as "drop-out" operation.
- The device's shutdown pin includes a typical 2-M $\Omega$  internal pull-down resistor connected to ground.
- $V_{OUT(nom)}$  is  $V_{OUT}$  when measured with a 1-V differential to  $V_{IN}$ .

**TIMING WAVEFORMS**





FIGURE 1. Timing Diagram for Power-Up

**PIN CONFIGURATION**









**PIN DESCRIPTION**

Pin Number	Name	Function
1	$\overline{SD}$	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to $V_{IN}$ if unused
2	GND	Ground pin. For better thermal capability, directly connected to large ground plane
3	$V_{IN}$	Input supply pin. Bypass this pin with a 1- $\mu$ F ceramic or tantalum capacitor to ground
4	$V_{OUT}$	Output voltage. Connect $C_{OUT}$ between this pin and ground.
5	$\overline{ERROR}$	The open drain output is an error flag output which goes low when $V_{OUT}$ drops 4% below its nominal value.





ORDERING INFORMATION				
Lead (Pb)-Free Part Number	Marking	Voltage	Temp. Range	Pkg.
SiP21104DMP-12-E3	Y0LL	1.2	-40 to 85°C	MLP22-5
SiP21104DMP-18-E3	E0LL	1.8		
SiP21104DMP-25-E3	E3LL	2.5		
SiP21104DMP-26-E3	E4LL	2.6		
SiP21104DMP-28-E3	E6LL	2.8		
SiP21104DMP-30-E3	E9LL	3.0		
SiP21104DMP-33-E3	F0LL	3.3		
SiP21104DMP-50-E3	F3LL	5.0		



**TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)**




**TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)**





TYPICAL WAVEFORMS


Load Transient Response-1



20  $\mu$ s/div

$V_{OUT} = 3.0\text{ V}$   
 $C_{OUT} = 1\ \mu\text{F}$   
 $I_{LOAD} = 1\ \text{to}\ 150\ \text{mA}$   
 $t_{rise} = 2\ \mu\text{sec}$


Load Transient Response-2



20  $\mu$ s/div

$V_{OUT} = 3.0\text{ V}$   
 $C_{OUT} = 1\ \mu\text{F}$   
 $I_{LOAD} = 150\ \text{to}\ 1\ \text{mA}$   
 $t_{fall} = 2\ \mu\text{sec}$


Line Transient Response-1



20  $\mu$ s/div

$V_{INSTEP} = 4\ \text{to}\ 5\ \text{V}$   
 $V_{OUT} = 3\ \text{V}$   
 $C_{OUT} = 1\ \mu\text{F}$   
 $C_{IN} = 1\ \mu\text{F}$   
 $I_{LOAD} = 150\ \text{mA}$   
 $t_{rise} = 5\ \mu\text{sec}$

Line Transient Respons-2




20  $\mu$ s/div

$V_{INSTEP} = 5\ \text{to}\ 4\ \text{V}$   
 $V_{OUT} = 3\ \text{V}$   
 $C_{OUT} = 1\ \mu\text{F}$   
 $C_{IN} = 1\ \mu\text{F}$   
 $I_{LOAD} = 150\ \text{mA}$   
 $t_{fall} = 5\ \mu\text{sec}$


**TYPICAL WAVEFORMS**

**Output Noise**




$V_{IN} = 4\text{ V}$   
 $V_{OUT} = 3\text{ V}$   
 $I_{LOAD} = 150\text{ mA}$   
 $C_{NOISE} = 0.01\text{ }\mu\text{F}$   
 $BW = 10\text{ Hz to }100\text{ kHz}$

**Noise Spectrum**



$V_{IN} = 4\text{ V}$   
 $V_{OUT} = 3\text{ V}$   
 $I_{LOAD} = 150\text{ mA}$   
 $C_{NOISE} = 0.01\text{ }\mu\text{F}$

**FUNCTIONAL BLOCK DIAGRAM**







## DETAILED DESCRIPTION

The SiP21104 is a low-noise, low drop-out and low quiescent current linear voltage regulator, packaged in a small footprint MLP22-5 package. The SiP21104 can supply loads up to 250 mA. As shown in the block diagram, the circuit consists of a bandgap reference error, amplifier, p-channel pass transistor and feedback resistor string. Additional blocks, not shown in the block diagram, include a precise current limiter, reverse battery and current protection and thermal sensor.

### Thermal Overload Protection

The thermal overload protection limits the total power dissipation and protects the device from being damaged. When the junction temperature exceeds 150°C, the device turns the p-channel pass transistor off.

### Reverse Battery Protection

The SiP21104 has a battery reverse protection circuitry that disconnects the internal circuitry when  $V_{IN}$  drops below the GND voltage. There is no current drawn in such an event. When the  $\overline{SD}$  pin is hardwired to  $V_{IN}$ , the user must connect the  $\overline{SD}$  pin to  $V_{IN}$  via a 100-k $\Omega$  resistor if reverse battery protection is desired. Hardwiring the  $\overline{SD}$  pin directly to the  $V_{IN}$  pin is allowed when reverse battery protection is not desired.

### ERROR

$\overline{ERROR}$  is an open drain output that goes low when  $V_{OUT}$  is less than 4% of its normal value. TO obtain a logic level output, connect a pull-up resistor from  $\overline{ERROR}$  to  $V_{OUT}$  or any other voltage equal to or less than  $V_{IN}$ .  $\overline{ERROR}$  pin is high impedance (off) when  $\overline{SD}$  pin is low.

### Auto-Discharge

The SiP21104  $V_{OUT}$  has an internal 100- $\Omega$  (typ.) discharge path to ground when the  $\overline{SD}$  pin is low.

### Stability

The circuit is stable with only a small output capacitor equal to 6 nF/mA (= 1.5  $\mu$ F @ 250 mA). Since the bandwidth of the error amplifier is around 1–3 MHz and the dominant pole is at the output node, the capacitor should be capacitive in this

range, i.e., for 150-mA load current, an ESR <0.2  $\Omega$  is necessary. Parasitic inductance of about 10 nH can be tolerated.

### Safe Operating Area

The ability of the SiP21104 to supply current is ultimately dependent on the junction temperature of the pass device. Junction temperature is in turn dependent on power dissipation in the pass device, the thermal resistance of the package and the circuit board, and the ambient temperature. The power dissipation is defined as

$$P_D = (V_{IN} - V_{OUT}) * I_{OUT}$$

Junction temperature is defined as

$$T_J = T_A + ((P_D * (R_{\theta_{JC}} + R_{\theta_{CA}}))$$

To calculate the limits of performance, these equations must be rewritten.

Allowable power dissipation is calculated using the equation

$$P_D = (T_J - T_A) / (R_{\theta_{JC}} + R_{\theta_{CA}})$$

While allowable output current is calculated using the equation

$$I_{OUT} = (T_J - T_A) / (R_{\theta_{JC}} + R_{\theta_{CA}}) * (V_{IN} - V_{OUT})$$

Ratings of the SiP21104 that must be observed are

$$T_{Jmax} = 150 \text{ }^\circ\text{C}, T_{Amax} = 85 \text{ }^\circ\text{C}, (V_{IN} - V_{OUT})_{max} = 5.3 \text{ V}, R_{\theta_{JC}} = 8 \text{ }^\circ\text{C/W}$$

The value of  $R_{\theta_{CA}}$  is dependent on the PC board used. The value of  $R_{\theta_{CA}}$  for the board used in device characterization is approximately 57  $^\circ\text{C/W}$ .

Figure 1 shows the performance limits graphically for the SiP21104 mounted on the circuit board used for thermal characterization.