



## High Speed CMOS Bus Interface 8, 9 & 10-bit Latches

QS54/74FCT841T  
QS54/74FCT843T  
QS54/74FCT845T

QS54/74FCT2841T  
QS54/74FCT2843T  
QS54/74FCT2845T

### FEATURES/BENEFITS

- Pin and function compatible to the Am29841/3/5 74FCT 841/3/5 and 74FCT841T/3T/5T
- CMOS power levels: <7.5 mW static
- Available in DIP, ZIP, SOIC, QSOP, LCC
- Undershoot Clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

#### FCT-T 841T, 843T, 845T

- JEDEC-FCT spec compatible
- Fastest CMOS Logic family Available
- A, B and C speed grades with 5.5ns tPD for C
- I<sub>OL</sub> = 48 mA Com, 32 mA Mil

#### FCT-T 2841T, 2843T, 2845T


- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- A, B and C speed grades with 5.5ns tPD for C
- I<sub>OL</sub> = 12mA Com

4

### DESCRIPTION



The QSFC841T, 843T, and 845T are 10, 9, and 8-bit high-speed CMOS TTL-compatible buffered latches with three-state outputs that are ideal for driving high capacitance loads such as memory and address buses. The devices come in A, B, and C speed grades with 5.5ns (Max.) tPLH/tPHL for the C grade. The 2841/3/5 devices are 25Ω resistor output versions useful for driving transmission lines and reducing system noise. The 284x eliminate the need for external series resistor in high speed systems and can replace the 84x series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression, and outputs will not load an active bus when V<sub>CC</sub> is removed from the device.

### FUNCTIONAL BLOCK DIAGRAM




## PINOUPS

### FCT841 PIN CONFIGURATIONS



• ALL PINS TOP VIEW



### FCT841 LOGIC SYMBOL



### PIN DESCRIPTIONS


Name	I/O	Function
$D_i$	I	Data Inputs
$Y_i$	O	Data Outputs - Three State
LE	I	Latch Enable
$\overline{OE}$	I	Output Enable

FCT843 PIN CONFIGURATIONS



• ALL PINS TOP VIEW


FCT843 LOGIC SYMBOL



PIN DESCRIPTIONS


Name	I/O	Function
Di	I	Data Inputs
Yi	O	Data Outputs - Three State
$\overline{OE}$	I	Output Enable
LE	I	Latch Enable
PRE	I	Preset
$\overline{CLR}$	I	Asynchronous Reset

FCT845 PIN CONFIGURATIONS



• ALL PINS TOP VIEW

FCT845 LOGIC SYMBOL



PIN DESCRIPTIONS

Name	I/O	Function
$D_i$	I	Data Inputs
$Y_i$	O	Data Outputs - Three State
$\overline{OE}_i$	I	Output Enable
LE	I	Latch Enable
PRE	I	Preset
$\overline{CLR}$	I	Asynchronous Reset

**FUNCTION TABLES -**

**QSFCT841, 2841**

Inputs			Int.	O/P	Function
OE	LE	DI	QI	YI	
H	X	X	X	Z	Hi-Z
L	X	X	H	H	Output Enabled
L	X	X	L	L	Output Enabled
X	H	H	H	X	Transparent
X	H	L	L	X	Transparent
X	L	X	NC	X	Latched

**QSFCT843/5, 2843/5**

Inputs					Int.	O/P	Function
CLR	PRE	OE	LE	DI	QI	YI	
H	H	H	X	X	X	Z	Hi-Z
X	X	L	X	X	H	H	Output Enabled
X	X	L	X	X	L	L	Output Enabled
H	H	L	H	H	H	H	Transparent
H	H	L	H	L	L	L	Transparent
H	H	L	L	X	NC	NC	Latched
H	L	L	X	X	H	H	Preset
L	H	L	X	X	L	L	Clear
L	L	L	X	X	H	H	Preset

Notes:

- NC = No Change from the previous state
- H = HIGH
- L = LOW,
- Z = High Impedance
- Int. = Internal

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Ground..... -0.5V to +7.0V  
 DC Output Voltage  $V_O$  ..... -0.5V to 7.0V  
 DC Input Voltage  $V_I$  ..... -0.5V to 7.0V  
 AC Input Voltage (for a pulse width  $\leq 20$  ns)..... -3.0V  
 DC Input Diode Current with  $V_I < 0$ ..... -20 mA  
 DC Output Diode Current with  $V_O < 0$ ..... -50 mA  
 DC Output Current Max. sink current/pin..... 120 mA  
 Maximum Power Dissipation..... 0.5 watts  
 $T_{STG}$  Storage Temperature..... -65° to +165°C

**CAPACITANCE**

$T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{in} = 0\text{V}$ ,  $V_{out} = 0\text{V}$

Pins	SOIC	QSOP	PDIP,LCC	ZIP	Unit
1,3-10,13	4	4	5	7	pF
15-22	6	6	7	9	pF
2,11,14,23	8	8	9	10	pF

Note: Capacitance is characterized but not tested

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Commercial  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 5\%$

Military  $T_A=-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$

Symbol	Parameter	Test Conditions		Min	Typ (1)	Max	Unit
Vih	Input High Voltage	Logic HIGH for All Inputs		2.0	-	-	Volts
Vil	Input LOW Voltage	Logic LOW for All Inputs		-	-	0.8	
$\Delta V_t$	Input Hysteresis	$V_{th} - V_{tl}$ for All Inputs		-	0.2	-	
$i_{ih}$     $i_{il}$	Input Current Input HIGH or LOW	$V_{CC} = \text{MAX}$	$0 \leq V_{in} < V_{CC}$	-	-	5	$\mu\text{A}$
$i_{oz}$	Off State Output Current (Hi-Z)	$V_{CC} = \text{MAX}, 0 \leq V_{in} \leq V_{CC}$		-	-	5	
ios	Short Circuit Current FCTXXX	$V_{CC} = \text{MAX}, V_o = \text{GND} (2,3)$		-60	-	-225	mA
lor	Current Drive FCT2XXX	$V_{CC} = \text{Min}, V_o = 2.0\text{V} (3)$		50	-	-	mA
Vic	Input Clamp Voltage	$V_{CC} = \text{MIN}, i_{in} = 18 \text{ mA} (3)$		-	-0.7	-1.2	Volts
Voh	Output HIGH Voltage FCTXXX & FCT2XXX	$V_{CC} = \text{MIN}$	$i_{oh} = 15 \text{ mA (MIL)}$	2.4	-	-	Volts
			$i_{oh} = 24 \text{ mA (COM)}$	2.4	-	-	
Vol	Output LOW Voltage FCTXXX	$V_{CC} = \text{MIN}$	$i_{ol} = 32 \text{ mA (MIL)}$	-	-	0.50	
			$i_{ol} = 48 \text{ mA (COM)}$	-	-	0.50	
	Output LOW Voltage FCT2XXX (25 $\Omega$ )	$V_{CC} = \text{MIN}$	$i_{ol} = 12 \text{ mA (MIL)}$	-	-	0.50	
			$i_{ol} = 12 \text{ mA (COM)}$	-	-	0.50	
Rout	Output Resistance FCT2XXX (25 $\Omega$ )	$V_{CC} = \text{MIN}$	$i_{ol} = 12 \text{ mA (MIL)}$	-	25	-	$\Omega$
			$i_{ol} = 12 \text{ mA (COM)}$	20	28	40	

- Notes:**
1. Typical values indicate  $V_{CC}=5.0\text{V}$  and  $T_A=25^{\circ}\text{C}$ .
  2. Not more than one output should be shorted and the duration is  $\leq 1$  second.
  3. These parameters are guaranteed by design but not tested.

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions (1)	Min	Max	Unit
I <sub>cc</sub>	Quiescent Power Supply Current	V <sub>cc</sub> = MAX, freq = 0 0V ≤ V <sub>in</sub> ≤ 0.2V or V <sub>cc</sub> - 0.2V ≤ V <sub>in</sub> ≤ V <sub>cc</sub>	-	1.5	mA
ΔI <sub>cc</sub>	Supply Current per Input @ TTL HIGH	V <sub>cc</sub> = MAX, V <sub>in</sub> = 3.4 V, freq = 0 (2)	-	2.0	
Q <sub>ccd</sub>	Supply Current per input per mHz	V <sub>cc</sub> = MAX, Outputs open and enabled One bit toggling @ 50% duty cycle Other inputs at GND or V <sub>cc</sub> (3,4)	-	0.25	mA/ MHz

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V<sub>I</sub>=3.4V)
3. For flipflops Q<sub>ccd</sub> is measured by switching one of the data in pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I<sub>c</sub> can be computed using the above parameters as explained in the Technical Overview section.



**QSFCT841/3/5T, 2841/3/5T**

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Commercial  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 5\%$  Military  $T_A=-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$   
 Cload = 50 pF, Rload = 500Ω unless otherwise noted

Symbol	Description	Notes (1)	841A		841B		841C		Unit
			843A	845A	843B	845B	843C	845C	
$t_{PHL}$ $t_{PLH}$	$\overline{\text{Data to Y Delay}}$ OE=low, FCT841/3/5	Com		9		6.5		5.5	ns
		MII		10		7.5		6.3	
		Com	2,3	13		13		13	
		MII	2,3	15		15		15	
	$\overline{\text{Data to Y Delay}}$ OE=low, FCT2841/3/5	Com		9.5		6.5		5.5	
		MII		11		7.5		6.3	
		Com	2,3	20		13		13	
		MII	2,3	20		15		15	
$t_S$	Data to LE Setup Time	Com		2.5		2.5		2.5	
		MII		2.5		2.5		2.5	
$t_H$	Data to LE Hold Time	Com		2.5		2.5		2.5	
		MII		3		2.5		2.5	
$t_{LEY}$	$\overline{\text{LE to Y Delay}}$ OE=low, FCT841/3/5	Com		12		8		6.4	
		MII		13		10.5		6.8	
		Com	2,3	16		15.5		15	
		MII	2,3	20		18		16	
	$\overline{\text{LE to Y Delay}}$ OE=low, FCT2841/3/5	Com		12		8		8	
		MII		13		10.5		10.5	
		Com	2,3	16		15.5		15	
		MII	2,3	20		18		16	

**Notes:**

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) Cload = 300 pF
- 4) Cload = 5 pF

**4**

## QSFCT841/3/5T, 2841/3/5T

Commercial  $T_A=0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 5\%$  Military  $T_A=-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC}=5.0\text{V}\pm 10\%$   
 Cload = 50 pF, Rload = 500 $\Omega$  unless otherwise noted

Symbol	Description	Notes (1)	841A		841B		841C		Unit
			843A	845A	843B	845B	843C	845C	
t SLEC	$\overline{\text{CLR}}$ to LE Setup Time	Com		3		2.5		2.5	ns
		Mil		3		2.5		2.5	
t CLR t PRE	$\overline{\text{CLR}}$ , $\overline{\text{PRE}}$ to Y Delay 843/5	Com			12		8		7
		Mil			14		10		9
	$\overline{\text{CLR}}$ , $\overline{\text{PRE}}$ to Y Delay 2843/5	Com			12		8		7
		Mil			14		10		9
t CLR $\overline{\text{R}}$ t PRER	$\overline{\text{CLR}}$ , $\overline{\text{PRE}}$ Recovery Time	Com	2		14		8		8
		Mil	2		17		10		9
t LEH	LE Pulse Width High	Com	2	6		4		4	
		Mil	2	6		4		4	
t PREL	$\overline{\text{PRE}}$ , $\overline{\text{CLR}}$ Pulse Width Low	Com	2	8		4		4	
		Mil	2	9		4		4	
t PZH t PZL	Output Enable Time OE to Yi, FCT841	Com			12		8		6.5
		Mil			14		8.5		8.5
		Com	2,3		23		14		14
		Mil	2,3		25		15		15
	Output Enable Time OE to Yi, FCT2841	Com			12		8		6.5
		Mil			14		8.5		8.5
		Com	2,3		23		8		8
		Mil	2,3		25		8.5		8.5
tPHZ tPLZ	Output Disable Time OE to Yi	Com	2,4		7		6		5.7
		Mil	2,4		9		9		6.0
		Com	2		8		8		7
		Mil	2		10		10		7.5

**Notes:**

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) Cload = 300 pF
- 4) Cload = 5 pF