

3.3V-5V 4 Mbit (512Kb x8) TIMEKEEPER[®] SRAM

PRELIMINARY DATA

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, BATTERY, and CRYSTAL
- YEAR 2000 COMPLIANT
- BCD CODED CENTURY, YEAR, MONTH, DAY, DATE, HOURS, MINUTES, and SECONDS
- BATTERY LOW WARNING FLAG
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- TWO WRITE PROTECT VOLTAGES: (V_{PFD} = Power-fail Deselect Voltage)
 - M48T513Y: $4.2V \le V_{PFD} \le 4.5V$
 - M48T513V: 2.7V ≤ V_{PFD} ≤ 3.0V
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- SOFTWARE CONTROLLED CLOCK CALIBRATION for HIGH ACCURACY APPLICATIONS
- 10 YEARS of DATA RETENTION and CLOCK OPERATION in the ABSENCE of POWER
- SELF CONTAINED BATTERY and CRYSTAL in DIP PACKAGE
- MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode)
- PROGRAMMABLE ALARM OUTPUT ACTIVE in BATTERY BACK-UP MODE

DESCRIPTION

The M48T513Y/V TIMEKEEPER RAM is a 512Kb x 8 non-volatile static RAM and real time clock, with programmable alarms and a watchdog timer. The special DIP package provides a fully integrated battery back-up memory and real time clock solution. The M48T513Y/V directly replaces industry standard 512Kb x 8 SRAM. It also provides the non-volatility of Flash without any requirement for special write timing or limitations on the number of writes that can be performed.

The 36 pin 600 mil DIP Hybrid houses a controller chip, SRAM, quartz crystal, and a long life lithium button cell in a single package.





Figure 1. Logic Diagram



December 1999

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Figure 2. DIP Connections

RST (RSTIN (35	
A18 [A16 [A14 [4 5		33 32] IRQ/FT] A15] A17
A12 [A7 [A6 [7 8	M48T513Y	29] W] A13] A8
A5 [A4 [A3 [10 11	M48T513V	27 26] A11] G
A2 [A1 [A0 [13 14		24 23] A10] Ē] DQ7
DQ0 [DQ1 [DQ2 [16		22 21 20] DQ6] DQ5] DQ4
Vss [18	AIC	<u>19</u> 02307]] DQ3

Table 1. Signal Names

A0-A18	Address Inputs				
DQ0-DQ7	Data Inputs / Outputs				
Ē	Chip Enable Input				
G	Output Enable Input				
W	Write Enable Input				
WDI	Watchdog input				
RST	Reset Output (open drain)				
RSTIN	Reset Input				
ĪRQ/FT	Interrupt / Frequency Test Output (open drain)				
V _{CC}	Supply Voltage				
V _{SS}	Ground				

Figure 3 illustrates the static memory array and the quartz controlled clock oscillator. The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. The nine clock bytes (7FFFFh-7FFF9h and 7FFF1h) are not the actual clock counters, they are memory locations consisting of BiPORT[™] read/write memory cells within the static RAM array.


Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter		Value	Unit
TA	Ambient Operating Temperature		0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)		-40 to 85	°C
V _{IO}	Input or Output Voltages		-0.3 to V _{CC} +0.3	V
V _{CC}	Supply Voltage	M48T513Y	-0.3 to 7.0	V
VCC	Supply voltage	M48T513V	-0.3 to 4.6	V
lo	Output Current		20	mA
PD	Power Dissipation		1	W

Note: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.



The M48T513Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array. Byte 7FFF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

Byte 7FFF7h contains the watchdog timer setting. The watchdog timer can generate either a reset or an interrupt, depending on the state of the Watchdog Steering bit (WDS). Bytes 7FFF6h-7FFF2h include bits that, when programmed, provide for clock alarm functionality. Alarms are activated when the register content matches the month, date, hours, minutes, and seconds of the clock registers. Byte 7FFF1h contains century information. Byte 7FFF0h contains additional flag information pertaining to the watchdog timer, the alarm condition and the battery status. The M48T513Y/V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the TIMEKEEPER register data and external SRAM, providing data security in the midst of unpredictable system operation. As V_{CC} falls, the control circuitry automatically switches to the battery, maintaining data and clock operation until valid power is restored.

READ MODE

The M48T513Y/V is in the Read Mode whenever \overline{W} (Write Enable) is high and \overline{E} (Chip Enable) is low. The unique address specified by the 17 Address Inputs defines which one of the 524,272 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within t_{AVQV} (Address Access Time) after the last address input signal is stable, providing the \overline{E} and \overline{G} access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available after the latter of the Chip Enable Access Times (t_{ELQV}) or Output Enable Access Time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

A7/

Table 3. Operating Modes ⁽¹⁾

Mode	Vcc	Ē	G	W	DQ0-DQ7	Power		
Deselect		VIH	х	Х	High Z	Standby		
Write	4.5V to 5.5V	VIL	х	VIL	D _{IN}	Active		
Read	or 3.0V to 3.6V	VIL	VIL	VIH	D _{OUT}	Active		
Read		VIL	V _{IH}	V _{IH}	High Z	Active		
Deselect	V_{SO} to V_{PFD} (min) $^{(2)}$	х	Х	х	High Z	CMOS Standby		
Deselect	\leq V _{SO} ⁽²⁾	Х	Х	Х	High Z	Battery Back-up Mode		

Note: 1. $X = V_{IH}$ or V_{IL} ; V_{SO} = Battery Back-up Switchover Voltage. 2. See Table 7 for details.

WRITE MODE

The M48T513Y/V is in the Write Mode whenever \overline{W} (Write Enable) and \overline{E} (Chip Enable) are low state after the address inputs are stable.

The start of a write is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A write is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for a minimum of t_{EHAX} from Chip Enable or t_{WHAX} from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid t_{DVWH} prior to the end of write and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

DATA RETENTION MODE

With valid V_{CC} applied, the M48T513Y/V operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when V_{CC} falls between V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance and all inputs are treated as "don't care".

Note: A power failure during a write cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F. The M48T513Y/V may respond to transient noise spikes on V_{CC} that cross into the deselect window during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.


When V_{CC} drops below V_{SO} , the control circuit switches power to the internal battery, preserving

Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit



Note: Excluding open drain output pins.

data and powering the clock. The internal energy source will maintain data in the M48T513Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . Deselect continues for t_{REC} after V_{CC} reaches V_{PFD} (max). For a further more detailed review of lifetime calculations, please see Application Note AN1012.

TIMEKEEPER REGISTERS

The M48T513Y/V offers 16 internal registers which contain TIMEKEEPER, Alarm, Watchdog, Interrupt, Flag, and Control data. These registers are memory locations which contain external (user accessible) and internal copies of the data (usually referred to as BiPORT[™] TIMEKEEPER cells). The external copies are independent of internal functions except that they are updated periodically by the simultaneous transfer of the incremented internal copy. TIMEKEEPER and Alarm Registers store data in BCD.

CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the Control Register (7FFF8h). As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and time that were current at the moment the halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating occurs 1 second after the READ bit is reset to a '0'.

Setting the Clock

Bit D7 of the Control Register (7FFF8h) is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 11).

Resetting the WRITE bit to a '0' then transfers the values of all time registers (7FFFh-7FF9h, 7FFF1h) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE bit is reset, the next clock update will occur approximately one second later.

Note: Upon power-up following a power failure, both the WRITE bit and the READ bit will be reset to '0'.

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is located at Bit D7 within 7FFF9h. Setting it to a '1' stops the oscillator. When reset to a '0', the M48T513Y/V oscillator starts within one second.

Note: It is not necessary to set the WRITE bit when setting or resetting the FREQUENCY TEST bit (FT) or the STOP bit (ST).

SETTING ALARM CLOCK

Registers 7FFF6h-7FFF2h contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second or repeat every month, day, hour, minute, or second. It can also be programmed to go off while the M48T513Y/V is in the battery back-up to serve as a system wake-up call.

Bits RPT5-RPT1 put the alarm in the repeat mode of operation. Table 12 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

Note: User must transition address (or toggle Chip Enable) to see Flag Bit change.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5-RPT1, the AF (Alarm Flag) is set. If AFE (Alarm Flag Enable) is also set, the alarm condition activates the IRQ/FT pin. To disable alarm, write '0' to the Alarm Date register and RPT1-4. The IRQ/FT output is cleared by a read to the Flags register as shown in Figure 11. A subsequent read of the Flags register will reset the Alarm Flag (D6; Register 7FFF0h).

The IRQ/FT pin can also be activated in the battery back-up mode. The IRQ/FT will go low if an alarm occurs and both ABE (Alarm in Battery Back-up Mode Enable) and AFE are set. The ABE and AFE bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M48T513Y/V was in the deselect mode during power-up. Figure 12 illustrates the back-up mode alarm timing.

Table 5. Capacitance ⁽¹⁾ $(T_A = 25 \text{ °C}, f = 1 \text{ MHz})$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		20	pF
C _{IO} ⁽²⁾	Input / Output Capacitance	V _{OUT} = 0V		20	pF

Note: 1. Effective capacitance measured with power supply at 5V (M48T513Y) or 3.3V (M48T513V). Sampled only, not 100% tested. 2. Outputs deselected.

Table 6A. DC Characteristics - M48T513Y

 $(T_A = 0 \text{ to } 70 \text{ °C}; V_{CC} = 4.5 \text{V to } 5.5 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±2	μA
I _{LO} ⁽¹⁾	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±2	μA
I _{CC}	Supply Current	Outputs open		115	mA
I _{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		8	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		4	mA
VIL	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4		V

Note: 1. Outputs deselected.

Table 6B. DC Characteristics - M48T513V

 $(T_A = 0 \text{ to } 70 \text{ °C}; V_{CC} = 3.0 \text{V to } 3.6 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±2	μA
ILO ⁽¹⁾	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±2	μA
I _{CC}	Supply Current	Outputs open		60	mA
I _{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		4	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		3	mA
VIL	Input Low Voltage		-0.3	0.4	V
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.2		V

57

Note: 1. Outputs deselected.

Figure 5. Power Down/Up Mode AC Waveforms




Table 7. Power Down/Up Trip Points DC Characteristics ⁽¹⁾

 $(T_A = 0 \text{ to } 70 \ ^{\circ}\text{C})$

Symbol	Parameter		Min	Тур	Max	Unit
	Dower fail Decelect Voltage	M48T513Y	4.2	4.35	4.5	V
V PFD	V _{PFD} Power-fail Deselect Voltage	M48T513V	2.7	2.9	3.0	V
Vee	Pottory Pools up Switchover Veltore	M48T513Y		3.0		V
vso	V _{SO} Battery Back-up Switchover Voltage	M48T513V		V _{PFD} –100mV		
t _{DR} ⁽²⁾	Expected Data Retention Time		10			YEARS

Note: 1. All voltages referenced to V_{SS}.

2. At 25°C.

Table 8. Power Down/Up AC Characteristics

(T_A = 0 to 70 °C)

Symbol	Parameter		Min	Max	Unit
t _F ⁽¹⁾	V_{PFD} (max) to V_{PFD} (min) V_{CC} Fall Time		300		μs
t _{FB} ⁽²⁾	t _{EB} ⁽²⁾ V _{PED} (min) to V _{SS} V _{CC} Fall Time	M48T513Y	10		μs
^I FB ⁽⁻⁾		M48T513V	150		μs
t _R	V_{PFD} (min) to V_{PFD} (max) V_{CC} Rise Time		0		μs
t _{RB}	V_{SS} to V_{PFD} (min) V_{CC} Rise Time		1		μs
t _{REC}	V _{PFD} (max) to RST High		40	200	ms

Note: 1. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200ms after V_{CC} passes V_{PFD} (min).

2. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.



Table 9. Read Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C})$

		M48T513Y		M48T513V		
Symbol	Parameter	-	70	-85		Unit
		Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time	70		85		ns
t _{AVQV} ⁽¹⁾	Address Valid to Output Valid		70		85	ns
t _{ELQV} ⁽¹⁾	Chip Enable Low to Output Valid		70		85	ns
t _{GLQV} ⁽¹⁾	Output Enable Low to Output Valid		40		55	ns
t _{ELQX} ⁽²⁾	Chip Enable Low to Output Transition	5		5		ns
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	5		5		ns
t _{EHQZ} ⁽²⁾	Chip Enable High to Output Hi-Z		25		30	ns
t _{GHQZ} ⁽²⁾	Output Enable High to Output Hi-Z		25		30	ns
t _{AXQX} ⁽¹⁾	Address Transition to Output Transition	10		5		ns

Note: 1. $C_L = 100 pF$. 2. $C_L = 5 pF$.

Figure 6. Address Controlled, Read Mode AC Waveforms






Table 10. Write Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C})$

		M48T513Y -70		M48T513V -85		Unit
Symbol	Parameter					
		Min	Max	Min	Max	
t _{AVAV}	Write Cycle Time	70		85		ns
t _{AVWL}	Address Valid to Write Enable Low	0		0		ns
t _{AVEL}	Address Valid to Chip Enable Low	0		0		ns
twlwh	Write Enable Pulse Width	50		60		ns
tELEH	Chip Enable Low to Chip Enable High	55		65		ns
t _{WHAX}	Write Enable High to Address Transition	5		5		ns
t _{EHAX}	Chip Enable High to Address Transition	10		15		ns
t _{DVWH}	Input Valid to Write Enable High	30		35		ns
t DVEH	Input Valid to Chip Enable High	30		35		ns
t _{WHDX}	Write Enable High to Input Transition	5		5		ns
tEHDX	Chip Enable High to Input Transition	10		15		ns
t _{WLQZ} (1, 2)	Write Enable Low to Output Hi-Z		25		30	ns
t _{AVWH}	Address Valid to Write Enable High	60		70		ns
t _{AVEH}	Address Valid to Chip Enable High	60		70		ns
WHQX (1, 2)	Write Enable High to Output Transition	5		5		ns

Note: 1. C_L = 5pF.

2. If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

WATCHDOG TIMER

The watchdog timer can be used to detect an outof-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the Watchdog Register, address 7FF7h. Bits BMB4-BMB0 store a binary multiplier and the two lower order bits RB1-RB0 select the resolution, where 00 = 1/16 second, 01 = 1/4 second, 10 = 1 second, and 11 = 4 seconds. The amount of time-out is then determined to be the multiplication of the five bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register = 3*1 or 3 seconds).

Note: Accuracy of timer is within \pm the selected resolution.

If the processor does not reset the timer within the specified period, the M48T513Y/V sets the WDF (Watchdog Flag) and generates a watchdog interrupt or a microprocessor reset. WDF is reset by reading the Flags Register (Address 7FFF0h). The most significant bit of the Watchdog Register is the Watchdog Steering Bit (WDS). When set to a '0', the watchdog will activate the IRQ/FT pin when

timed-out. When WDS is set to a '1', the watchdog will output a negative pulse on the RST pin for 40 to 200 ms. The Watchdog register and the FT bit will reset to a '0' at the end of a Watchdog time-out when the WDS bit is set to a '1'. The watchdog timer can be reset by two methods: 1) a transition (high-to-low or low-to-high) can be applied to the Watchdog Input pin (WDI) or 2) the microprocessor can perform a write of the Watchdog Register. The time-out period then starts over. The WDI pin should be tied to V_{SS} if not used. The watchdog will be reset on each transition (edge) seen by the WDI pin. In the order to perform a software reset of the watchdog timer, the original time-out period can be written into the Watchdog Register, effectively restarting the count-down cycle.

Should the watchdog timer time-out, and the WDS bit is programmed to output an interrupt, a value of 00h needs to be written to the Watchdog Register in order to clear the IRQ/FT pin. This will also disable the watchdog function until it is again programmed correctly. A read of the Flags Register will reset the Watchdog Flag (Bit D7; Register 7FFF0h).






Figure 7. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms








Figure 9. Chip Enable Controlled, Write AC Waveforms

The watchdog function is automatically disabled upon power-down and the Watchdog Register is cleared. If the watchdog function is set to output to the IRQ/FT pin and the frequency test function is activated, the watchdog or alarm function prevails and the frequency test function is denied.

POWER-ON RESET

The M48T513Y/V continuously monitors V_{CC}. When V_{CC} falls to the power fail detect trip point, the RST pulls low (open drain) and remains low on power-up for 40 to 200ms after V_{CC} passes V_{PFD}. The RST pin is an open drain output and an appropriate pull-up resistor to V_{CC} should be chosen to control the rise time.

RESET INPUT (RSTIN)

The M48T513Y/V provides an independent input which can generate an output reset. The duration and function of this reset is identical to a reset generated by a power cycle. Table 13 and Figure 13 illustrate the AC reset characteristics of this function. Pulses shorter than t_R will not generate a reset condition. RSTIN is internally pulled up to V_{CC} through a 100K Ω resistor.

CALIBRATING THE CLOCK

The M48T513Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768Hz. The devices are factory calibrated at 25°C and tested for accuracy. Clock accuracy will not exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about * 1.53 minutes per month. When the Calibration circuit is properly employed, accuracy improves to better than 4 ppm at 25°C. The oscillation rate of crystals changes with temperature. The M48T513Y/V design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 10.

The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down. The Calibration bits occupy the five lower order bits (D4-D0) in the Control Register 7FFF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles.

Address	Data							Function/Range		
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format	
7FFFFh		10 Y	'ears		Year			Year	00-99	
7FFFEh	0	0	0	10 M	Month			Month	01-12	
7FFFDh	0	0	10 [Date	Date			Date	01-31	
7FFFCh	0	FT	0	0	0 Day of Week		Day	01-07		
7FFFBh	0	0	10 H	lours	Hours (24 Hour Format)			Hour	00-23	
7FFFAh	0	1	0 Minute	S	Minutes			Minutes	00-59	
7FFF9h	ST	1	0 Second	ds Seconds			Seconds	00-59		
7FFF8h	W	R	S		Calibration			Control		
7FFF7h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
7FFF6h	AFE	0	ABE	AI 10M	Alarm Month			A Month	01-12	
7FFF5h	RPT4	RPT5	Al 10	Date	Alarm Date			Al Date	01-31	
7FFF4h	RPT3	0	Al 10	Hours	Alarm Hours			A Hours	00-23	
7FFF3h	RPT2	AI	10 Minut	es	Alarm Minutes			A Min	00-59	
7FFF2h	RPT1	Al	10 Secor	nds	Alarm Seconds			A Sec	00-59	
7FFF1h		1000 Year			100 Year			Century	00-99	
7FFF0h	WDF	AF	0	BL	Y	Y	Y	Y	Flag	

Table 11. TIMEKEEPER Register Map

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit R = READ Bit W = WRITE Bit ST = STOP Bit 0 = Must be set to '0'Y = '1' or '0'


BL = Battery Low


AF = Alarm Flag


WDS = Watchdog Steering Bit BMB0-BMB4 = Watchdog Multiplier Bits RB0-RB1 = Watchdog Resolution Bits AFE = Alarm Flag Enable ABE = Alarm in Battery Back-up Mode Enable RPT1-RPT5 = Alarm Repeat Mode Bits WDF = Watchdog Flag

57


Figure 10. Calibration Waveform











If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month. Figure

10 illustrates a TIMEKEEPER calibration waveform.


Two methods are available for ascertaining how much calibration a given M48T513Y/V may require. The first involves setting the clock, letting it run for a month and comparing it to a known accurate reference and recording deviation over a fixed period of time.

Calibration values, including the number of seconds lost or gained in a given period, can be found in Application Note: TIMEKEEPER CALIBRA-TION.

Table 12. Alarm Repeat Mode

RPT4	RPT3	RPT2	RPT1	Alarm Activated
1	1	1	1	Once per Second
1	1	1	0	Once per Minute
1	1	0	0	Once per Hour
1	0	0	0	Once per Day
1	0	0	0	Once per Month

Figure 13. Supply Voltage Protection



This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of the IRQ/FT pin. The pin will toggle at 512Hz, when the Stop bit (ST, D7 of 7FFF9h) is '0', the Frequency Test bit (FT, D6 of 7FFFCh) is '1', the Alarm Flag Enable bit (AFE, D7 of 7FFF6h) is '0', and the Watchdog Steering bit (WDS, D7 of 7FFF7h) is '1' or the Watchdog Register (7FFF7h = 0) is reset.

Note: A 4 second settling time must be allowed before reading the 512Hz output.

Any deviation from 512Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The IRQ/FT pin is an open drain output which requires a pull-up resistor for proper operation. A $500-10k\Omega$ resistor is recommended in order to control the rise time. The FT bit is cleared on power-up.

BATTERY LOW WARNING

The M48T513Y/V automatically performs battery voltage monitoring upon power-up and at factory-programmed time intervals of approximately 24 hours. The Battery Low (BL) bit, Bit D4 of Flags Register 7FFF0h, will be asserted if the battery voltage is found to be less than approximately 2.5V.

If a battery low is generated during a power-up sequence, this indicates that the battery is below approximately 2.5 volts and may not be able to maintain data integrity in the SRAM. Data should be considered suspect and verified as correct.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal V_{CC} is supplied.

The M48T513Y/V only monitors the battery when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

POWER-ON DEFAULTS

Upon application of power to the device, the following register bits are set to a '0' state: WDS, BMB0-BMB4, RB0,RB1, AFE, ABE, W, R and FT.



Figure 14. RSTIN Timing Waveform




Table 13. Reset AC Characteristics

(T_A = 0 to 70 °C, V_{CC} = 3.0V to 3.6V or V_{CC} = 4.5V to 5.5V)

Symbol	Parameter	Min	Max	Unit
t _R	RSTIN Low to RST Low	20	100	ms
t _{RHRZ} ⁽¹⁾	RSTIN High to RST Hi-Z	40	200	ms


Note: 1. $C_L = 5pF$ (see Figure 4)

POWER SUPPLY DECOUPLING and UNDERSHOOT PROTECTION

Note: I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1 microfarad is recommended in order to provide the needed fil-

tering. In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).

Table 14. Ordering Information Scheme



1 = 0 to 70 °C

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.


Table 15. Revision History


Date	Revision Details
July 1998	First Issue
12/01/99	$\begin{array}{l} \mbox{M48T513Y: V}_{\mbox{PFD}} (\mbox{Min}) \mbox{changed} \\ \mbox{Paragraph "SETTING ALARM CLOCK" \mbox{changed} \\ \mbox{M48T513Y: I}_{\mbox{CC}} \mbox{Max} \mbox{changed} (\mbox{Table 6A}) \\ \mbox{M48T513V: I}_{\mbox{CC}} \mbox{Max} \mbox{changed} (\mbox{Table 6B}) \\ \mbox{Figure 4 \mbox{changed}} \\ \mbox{Figure 5, Table 8} \\ \mbox{Table 7, Table 8} \\ \mbox{Paragraph "WATCHDOG TIMER" \mbox{changed}} \\ \mbox{Paragraph "POWER-ON RESET" \mbox{changed}} \\ \mbox{Paragraph "BATTERY LOW WARNING" \mbox{changed}} \\ \mbox{Figure 12 \mbox{changed} (Table 13)} \end{array}$

Symb		mm		inches			
	Тур	Min	Max	Тур	Min	Max	
A		9.27	9.52		0.365	0.375	
A1		0.38	-		0.015	-	
В		0.43	0.59		0.017	0.023	
С		0.20	0.33		0.008	0.013	
D		52.58	53.34		2.070	2.100	
E		18.03	18.80		0.710	0.740	
e1		2.30	2.81		0.090	0.110	
e3		38.86	47.50		1.530	1.870	
eA		14.99	16.00		0.590	0.630	
L		3.05	3.81		0.120	0.150	
S		4.45	5.33		0.175	0.210	
N		36			36		

Table 16. PMLDIP36 - 36 pin Long Plastic Module DIP, Package Mechanical Data

Figure 15. PMLDIP36 - 36 pin Long Plastic Module DIP, Package Outline





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics (B) 1999 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

18/18

