



Integrated Device Technology, Inc.

# FAST CMOS PARITY BUS TRANSCIVER

IDT 54/74FCT833A/B  
IDT 54/74FCT834A/B\*  
IDT 54/74FCT853A/B  
IDT 54/74FCT854A/B\*

## FEATURES:



- Equivalent to AMD's Am29833-34 and Am29853-54 bipolar parity bus transceivers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High speed bidirectional bus transceiver for processor-organized devices
  - Non-inverting propagation delay = 7.0ns max.
  - Inverting propagation delay = 7.0ns max.
- Buffered direction three state control
- Error Flag with open-drain output
- $I_{OL} = 48\text{mA}$  (commercial) and  $32\text{mA}$  (military)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5\mu\text{A}$  max.)
- Available in Plastic DIP, Cerdip, LCC, PLCC and SOIC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B

## DESCRIPTION:

The IDT54/74FCT833/34/53/54 are high-performance bus transceivers designed for two-way communications. They each contain an 8-bit data path from the R (port) to the T (port), a 8-bit data path from the T (port) to the R (port), and a 9-bit parity checker/generator. Two options are available: the IDT54/74FCT833/34 register option and the IDT54/74FCT853/54 latch option. With the register option, the error flag can be clocked and stored in a register and read at the ERR output. The clear (CLR) input is used to clear the error flag register. With the latch option, the error can be either passed, stored, sampled or cleared at the error flag output by using the EN and CLR controls.

The output enables  $\overline{OE}_T$  and  $\overline{OE}_R$  are used to force the port outputs to the high-impedance state so that the device can drive bus lines directly. In addition,  $\overline{OE}_R$  and  $\overline{OE}_T$  can be used to force a parity error by enabling both lines simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability. The IDT54/74FCT833 and IDT54/74FCT853 are non-inverting, while the IDT54/74FCT834 and IDT54/74FCT854 present inverting data at the outputs. The devices are specified at 48mA and 32mA output sink current over the commercial and military temperature ranges, respectively.

## FUNCTIONAL BLOCK DIAGRAM



## NOTE:

1. Non-inverting buffer for IDT54/74FCT833/53, inverting buffer for IDT54/74FCT834/54, note that the inverting device converts the positive logic "R" bus levels to negative levels on "T" bus.

CEMOS is a trademark of Integrated Device Technology, Inc.

\*Advance information only for IDT54/74FCT834 and IDT54/74FCT854.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989


© 1989 Integrated Device Technology, Inc.

S10-163


DSC-4012/1

10

## IDT54/74FCT833/34



**DIP/SOIC/CERPACK  
TOP VIEW**



**LCC/PLCC  
TOP VIEW**

PIN NO.	NAME	I/O	DESCRIPTION
<b>IDT54/74FCT833/34</b>			
1	$\overline{OE}_R$	I	RECEIVE enable input.
2-9	$R_i$	I/O	8-bit RECEIVE data output.
10	$\overline{ERR}$	O	Output from fault registers. Registers detection of odd parity fault on using clock edge (CLK). A registered $\overline{ERR}$ output remains low until cleared. Open drain output, requires pull up resistor.
11	$\overline{CLR}$	O	Clears the fault register output.
16-23	$T_i$	I/O	8-bit TRANSMIT data output.
15	PARITY	I/O	1-bit PARITY output.
14	$\overline{OE}_T$	I	TRANSMIT enable input.
13	CLK	I	External clock pulse input for fault register flag.
<b>IDT54/74FCT853/54</b>			
1	$\overline{OE}_R$	I	RECEIVE enable input.
2-9	$R_i$	I/O	8-bit RECEIVE data output.
10	$\overline{ERR}$	O	Output from fault latches. Latches detection of odd parity fault on active enable $\overline{EN}$ . A latched $\overline{ERR}$ output remains LOW until cleared. Open drain output, requires pull up resistor.
11	$\overline{CLR}$	O	Clears the fault latch output.
16-23	$T_i$	I/O	8-bit TRANSMIT data output.
15	PARITY	I/O	1-bit PARITY output.
14	$\overline{OE}_T$	I	TRANSMIT enable input.
13	$\overline{EN}$	I	Enable latch input for fault flag.

**IDT54/74FCT833/IDT54/74FCT834  
(REGISTER OPTION)**

INPUTS		INTERNAL TO DEVICE	OUTPUTS PRE-STATE	OUTPUT	FUNCTION
CLR	CLK	POINT "P"	ERR <sub>n-1</sub>	ERR	
H	↑	H	H	H	Sample (1's Capture)
H	↑	-	L	L	
H	↑	L	-	L	
L	-	-	-	H	Clear

$\overline{OE}_T$  is HIGH and  $\overline{OE}_B$  is LOW.

**IDT54/74FCT853/IDT54/74FCT854  
(LATCH OPTION)**

INPUTS		INTERNAL TO DEVICE	OUTPUTS PRE-STATE	OUTPUT	FUNCTION
EN	CLR	POINT "P"	ERR <sub>n-1</sub>	ERR	
L	L	L	—	L	Pass
L	H	L	—	L	Sample (1's Capture)
L	H	H	H	H	
H	L	—	—	H	Clear
H	H	—	L	L	Store
H	H	—	H	H	

 $\overline{OE}_T$  is HIGH and  $\overline{OE}_R$  is LOW

## FUNCTION TABLES

### IDT54/74FCT833 NON-INVERTING REGISTER OPTION

INPUTS						OUTPUTS				FUNCTION
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ OF H'S)	$T_i$ INCL PARITY ( $\Sigma$ OF H'S)	$R_i$	$T_i$	PARITY	ERR <sup>(1)</sup>	
L	H	—	—	H (Odd)	NA	NA	H	L	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	—	—	H (Even)	NA	NA	H	H	NA	
L	H	—	—	L (Odd)	NA	NA	L	L	NA	
L	H	—	—	L (Even)	NA	NA	L	H	NA	
H	L	H	$\uparrow$	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	H	$\uparrow$	NA	H (Even)	H	NA	NA	L	
H	L	H	$\uparrow$	NA	L (Odd)	L	NA	NA	H	
H	L	H	$\uparrow$	NA	L (Even)	L	NA	NA	L	
—	—	L	—	—	—	—	NA	NA	H	Clear the state of error flag register.
H	H	H	—	—	—	Z	Z	Z	*	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	—	—	—	Z	Z	Z	H	
H	H	H	$\uparrow$	L (Odd)	—	Z	Z	Z	H	
H	H	H	$\uparrow$	H (Even)	—	Z	Z	Z	L	
L	L	—	—	H (Odd)	NA	NA	H	H	NA	Forced-error checking.
L	L	—	—	H (Even)	NA	NA	H	L	NA	
L	L	—	—	L (Odd)	NA	NA	L	H	NA	
L	L	—	—	L (Even)	NA	NA	L	L	NA	

### IDT54/74FCT834 INVERTING REGISTER OPTION<sup>(2)</sup>

INPUTS						OUTPUTS				FUNCTION
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ OF L'S)	$T_i$ INCL PARITY ( $\Sigma$ OF H'S)	$R_i$	$T_i$	PARITY	ERR <sup>(1)</sup>	
L	H	—	—	H (Odd)	NA	NA	L	H	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	—	—	H (Even)	NA	NA	L	L	NA	
L	H	—	—	L (Odd)	NA	NA	H	H	NA	
L	H	—	—	L (Even)	NA	NA	H	L	NA	
H	L	H	$\uparrow$	NA	H (Odd)	L	NA	NA	L	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	H	$\uparrow$	NA	H (Even)	L	NA	NA	H	
H	L	H	$\uparrow$	NA	L (Odd)	H	NA	NA	L	
H	L	H	$\uparrow$	NA	L (Even)	H	NA	NA	H	
—	—	L	—	—	—	—	—	—	H	Clear the state of error flag register.
H	H	H	—	—	—	Z	Z	Z	*	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	—	—	—	Z	Z	Z	H	
H	H	H	$\uparrow$	L (Odd)	—	Z	Z	Z	L	
H	H	H	$\uparrow$	H (Even)	—	Z	Z	Z	H	
L	L	—	—	H (Odd)	NA	NA	L	L	NA	Forced-error checking.
L	L	—	—	H (Even)	NA	NA	L	H	NA	
L	L	—	—	L (Odd)	NA	NA	H	L	NA	
L	L	—	—	L (Even)	NA	NA	H	H	NA	

H = High

L = Low

$\uparrow$  = Low to high transition of clock

\*Store the Error State of the Last Receive Cycle

Z = High Impedance

NA = Not Applicable

— = Don't Care or Irrelevant

Odd = Odd number of logic one's

Even = Even number of logic one's

i = 0, 1, 2, 3, 4, 5, 6, 7

#### NOTES:

1. Output state assumes HIGH output pre-state.

2. Note that for the negative levels on the B Port, an "H" represents a logic "0" while an "L" represents a logic "1".

10

FUNCTION TABLES (CONTINUED)

IDT54/74FCT853 NON-INVERTING LATCH OPTION

INPUTS						OUTPUTS				FUNCTION
OE <sub>T</sub>	OE <sub>R</sub>	CLR	EN	R <sub>i</sub> (Σ OF H'S)	T <sub>i</sub> INCL PARITY (Σ OF H'S)	R <sub>i</sub>	T <sub>i</sub>	PARITY	ERR <sup>(1)</sup>	
L	H	—	—	H (Odd)	NA	NA	H	L	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	—	—	H (Even)	NA	NA	H	H	NA	
L	H	—	—	L (Odd)	NA	NA	L	L	NA	
L	H	—	—	L (Even)	NA	NA	L	H	NA	
H	L	L	L	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	L	L	NA	H (Even)	H	NA	NA	H	
H	L	L	L	NA	L (Odd)	L	NA	NA	H	
H	L	L	L	NA	L (Even)	L	NA	NA	H	
H	L	H	L	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port, pass the error test resulting in error flag; transmitting path is disabled.
H	L	H	L	NA	H (Even)	H	NA	NA	L	
H	L	H	L	NA	L (Odd)	L	NA	NA	H	
H	L	H	L	NA	H (Even)	L	NA	NA	L	
H	L	H	H	NA	—	—	NA	NA	*	Store the state of error flag register.
—	—	L	H	—	—	—	NA	NA	H	Clear the state of error flag register.
H	H	H	H	—	—	Z	Z	Z	*	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	H	—	—	Z	Z	Z	H	
H	H	—	L	L (Odd)	—	Z	Z	Z	H	
H	H	—	L	H (Even)	—	Z	Z	Z	L	
L	L	—	—	H (Odd)	NA	NA	H	H	NA	Forced-error checking.
L	L	—	—	H (Even)	NA	NA	H	L	NA	
L	L	—	—	L (Odd)	NA	NA	L	H	NA	
L	L	—	—	L (Even)	NA	NA	L	L	NA	

IDT54/74FCT854 INVERTING LATCH OPTION <sup>(2)</sup>

INPUTS						OUTPUTS				FUNCTION
OE <sub>T</sub>	OE <sub>R</sub>	CLR	EN	R <sub>i</sub> (Σ OF H'S)	T <sub>i</sub> INCL PARITY (Σ OF H'S)	R <sub>i</sub>	T <sub>i</sub>	PARITY	ERR <sup>(1)</sup>	
L	H	—	—	H (Odd)	NA	NA	L	H	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	—	—	H (Even)	NA	NA	L	L	NA	
L	H	—	—	L (Odd)	NA	NA	H	H	NA	
L	H	—	—	L (Even)	NA	NA	H	L	NA	
H	L	L	L	NA	H (Odd)	L	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	L	L	NA	H (Even)	L	NA	NA	H	
H	L	L	L	NA	L (Odd)	H	NA	NA	H	
H	L	L	L	NA	L (Even)	H	NA	NA	L	
H	L	H	L	NA	H (Odd)	L	NA	NA	H	Receive data from T Port to R Port, pass the error test resulting in error flag; transmitting path is disabled.
H	L	H	L	NA	H (Even)	L	NA	NA	H	
H	L	H	L	NA	L (Odd)	H	NA	NA	H	
H	L	H	L	NA	L (Even)	H	NA	NA	L	
H	L	H	H	NA	—	—	NA	NA	*	Store the state of error flag register.
—	—	L	H	—	—	—	NA	NA	H	Clear the state of error flag register.
H	H	H	H	—	—	Z	Z	Z	*	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	H	—	—	Z	Z	Z	H	
H	H	—	L	L (Odd)	—	Z	Z	Z	L	
H	H	—	L	H (Even)	—	Z	Z	Z	H	
L	L	—	—	H (Odd)	NA	NA	L	L	NA	Forced-error checking.
L	L	—	—	H (Even)	NA	NA	L	H	NA	
L	L	—	—	L (Odd)	NA	NA	H	L	NA	
L	L	—	—	L (Even)	NA	NA	H	H	NA	

H = High

L = Low

Z = High impedance

NC = No Change

NA = Not Applicable

\*Store the Error State of the Last Receive Cycle

— = Don't Care or Irrelevant

Odd = Odd number of logic one's

Even = Even number of logic one's

i = 0, 1, 2, 3, 4, 5, 6, 7

NOTES:

1. Output state assumes HIGH output pre-state

2. Note that for negative logic levels on the B Port, an "H" represents a logic "0" while an "L" represents a logic "1"

ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{CC}$	-0.5 to $V_{CC}$	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	°C
$P_T$	Power Dissipation	0.5	0.5	W
$I_{OUT}$	DC Output Current	120	120	mA

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Input and  $V_{CC}$  terminals only.

3. Output and I/O terminals only.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

Commercial:  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = 5.0V \pm 5\%$

Military:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ;  $V_{CC} = 5.0V \pm 10\%$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$V_{IH}$	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V
$V_{IL}$	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V
$I_{IH}$	Input HIGH Current (Except I/O pins)	$V_{CC} = \text{Max.}$ $V_I = V_{CC}$ $V_I = 2.7V$ $V_I = 0.5V$ $V_I = \text{GND}$	—	—	5	$\mu\text{A}$
$I_{IL}$	Input LOW Current (Except I/O pins)		—	—	5 <sup>(4)</sup>	
$I_{IH}$	Input HIGH Current (I/O pins only)		—	—	-5 <sup>(4)</sup>	
$I_{IL}$	Input LOW Current (I/O pins only)		—	—	-5	
$I_{IH}$	Input HIGH Current (I/O pins only)	$V_{CC} = \text{Max.}$ $V_I = V_{CC}$ $V_I = 2.7V$ $V_I = 0.5V$ $V_I = \text{GND}$	—	—	15	$\mu\text{A}$
$I_{IL}$	Input LOW Current (I/O pins only)		—	—	15 <sup>(4)</sup>	
$I_{IH}$	Input HIGH Current (I/O pins only)		—	—	-15 <sup>(4)</sup>	
$I_{IL}$	Input LOW Current (I/O pins only)		—	—	-15	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}$ , $I_N = -18\text{mA}$	—	-0.7	-1.2	V
$I_{OS}$	Short Circuit Current	$V_{CC} = \text{Max.}^{(3)}$ , $V_O = \text{GND}$	-60	-120	—	mA
$V_{OH}$	Output HIGH Voltage (Except ERR)	$V_{CC} = 3V$ , $V_{IN} = V_{LC}$ or $V_{HC}$ , $I_{OH} = -32\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V
		$V_{CC} = \text{Min.}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OH} = -300\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	
		$I_{OH} = -15\text{mA MIL.}$	2.4	4.3	—	
		$I_{OH} = -24\text{mA COM'L.}$	2.4	4.3	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = 3V$ , $V_{IN} = V_{LC}$ or $V_{HC}$ , $I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V
		$V_{CC} = \text{Min.}$ , All other outputs $V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	
		$I_{OL} = 32\text{mA MIL.}$	—	0.3	0.5	
		$I_{OL} = 48\text{mA COM'L.}$	—	0.3	0.5	
$V_H$	Input Hysteresis on $T_i$ and $R_i$	ERR	—	0.3	0.5	
$V_H$	Input Hysteresis on $T_i$ and $R_i$	—	—	200	—	mV

## NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.

3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

4. This parameter is guaranteed but not tested.

## POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \leq V_{HC}$ ; $V_{IN} \leq V_{LC}$ $f_i = 0$		—	0.001	1.5	mA
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ <sup>(3)</sup>		—	0.5	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_T = \overline{OE}_R = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/MHz
$I_{CC}$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ (CLK or EN) 50% Duty Cycle $\overline{OE}_T = \text{GND}$ $\overline{OE}_R = V_{CC}$ $f_i = 2.5\text{MHz}$ One Input Toggling	$V_{IN} \geq V_{HC}$ ; $V_{IN} \leq V_{LC}$ (FCT)	—	1.2	3.4	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	1.6	5.4	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ (CLK or EN) 50% Duty Cycle $\overline{OE}_T = \text{GND}$ $\overline{OE}_R = V_{CC}$ Eight Inputs Toggling	$V_{IN} \geq V_{HC}$ ; $V_{IN} \leq V_{LC}$ (FCT)	—	3.8	7.8 <sup>(5)</sup>	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	6.0	16.8 <sup>(5)</sup>	

### NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 $I_{CC} = \text{Quiescent Current}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$   
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$   
 $f_i = \text{Input Frequency}$   
 $N_i = \text{Number of Inputs at } f_i$   
 All currents are in milliamps and all frequencies are in megahertz.

# SWITCHING CHARACTERISTICS OVER TEMPERATURE RANGE

PARAMETERS	DESCRIPTION	TEST CONDITIONS <sup>(4)</sup>	IDT54/74FCT8XXA <sup>(3)</sup>				IDT54/74FCT8XXB <sup>(3)</sup>				UNIT	
			COM'L		MIL		COM'L		MIL			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>PLH</sub>	Propagation Delay R <sub>1</sub> to T <sub>1</sub> , T <sub>1</sub> to R <sub>1</sub>	C <sub>L</sub> = 50pF	—	10.0	—	14.0	—	7.0	—	10.0	ns	
t <sub>PHL</sub>			—	10.0	—	14.0	—	7.0	—	10.0	ns	
t <sub>PLH</sub>		C <sub>L</sub> = 300pF <sup>(6)</sup>	—	17.5	—	21.5	—	14.5	—	17.5	ns	
t <sub>PHL</sub>			—	17.5	—	21.5	—	14.5	—	17.5	ns	
t <sub>PLH</sub>	Propagation Delay R <sub>1</sub> to PARITY	C <sub>L</sub> = 50pF	—	15.0	—	20.0	—	10.5	—	14.0	ns	
t <sub>PHL</sub>			—	15.0	—	20.0	—	10.5	—	14.0	ns	
t <sub>PLH</sub>		C <sub>L</sub> = 300pF <sup>(6)</sup>	—	22.5	—	27.5	—	18.0	—	21.5	ns	
t <sub>PHL</sub>			—	22.5	—	27.5	—	18.0	—	21.5	ns	
t <sub>PZH</sub>	Output Enable Time OE <sub>R</sub> , OE <sub>T</sub> to R <sub>1</sub> , T <sub>1</sub>	C <sub>L</sub> = 50pF	—	12.0	—	16.0	—	8.5	—	11.0	ns	
t <sub>PZL</sub>			—	12.0	—	16.0	—	8.5	—	11.0	ns	
t <sub>PZH</sub>		C <sub>L</sub> = 300pF <sup>(6)</sup>	—	19.5	—	23.5	—	16.0	—	18.5	ns	
t <sub>PZL</sub>			—	19.5	—	23.5	—	16.0	—	18.5	ns	
t <sub>PHZ</sub>	Output Disable Time OE <sub>R</sub> , OE <sub>T</sub> to R <sub>1</sub> , T <sub>1</sub>	C <sub>L</sub> = 5pF <sup>(6)</sup>	—	10.7	—	14.7	—	7.2	—	9.8	ns	
t <sub>PLZ</sub>			—	10.7	—	14.7	—	7.2	—	9.8	ns	
t <sub>PHZ</sub>		C <sub>L</sub> = 50pF	—	12.0	—	16.0	—	8.5	—	11.0	ns	
t <sub>PLZ</sub>			—	12.0	—	16.0	—	8.5	—	11.0	ns	
t <sub>SU</sub>	T <sub>1</sub> , PARITY to CLK Set-up Time <sup>(1)</sup>	C <sub>L</sub> = 50pF	12.0	—	16.0	—	8.5	—	11.0	—	ns	
t <sub>H</sub>	T <sub>1</sub> , PARITY to CLK Hold Time <sup>(1)</sup>		0	—	0	—	0	—	0	—	ns	
t <sub>SU</sub>	Clear Recovery Time CLR to CLK <sup>(2)</sup>		15.0	—	20.0	—	10.5	—	14.0	—	ns	
t <sub>W</sub>	Clock Pulse Width <sup>(1)</sup>		HIGH	7.0	—	9.5	—	5.5	—	7.0	—	ns
			LOW	7.0	—	9.5	—	5.5	—	7.0	—	ns
t <sub>W</sub>	Clear Pulse Width		LOW	7.0	—	9.5	—	5.5	—	7.0	—	ns
t <sub>PHL</sub>	Propagation Delay CLK to ERR <sup>(1)</sup>	C <sub>L</sub> = 50pF	—	12.0	—	16.0	—	8.5	—	11.0	ns	
t <sub>PLH</sub>	Propagation Delay CLR to ERR	C <sub>L</sub> = 50pF	—	16.0	—	20.0	—	15.0	—	18.0	ns	
t <sub>PLH</sub>	Propagation-Delay T <sub>1</sub> , PARITY TO ERR (PASS Mode Only)	C <sub>L</sub> = 50pF	—	15.0	—	20.0	—	10.5	—	14.0	ns	
t <sub>PHL</sub>	IDT54/74FCT853 and IDT54/74FCT854		—	15.0	—	20.0	—	10.5	—	14.0	ns	
t <sub>PLH</sub>	Propagation Delay OE <sub>R</sub> to PARITY	C <sub>L</sub> = 50pF	—	15.0	—	20.0	—	10.5	—	14.0	ns	
t <sub>PHL</sub>			—	15.0	—	20.0	—	10.5	—	14.0	ns	
t <sub>PLH</sub>		C <sub>L</sub> = 300pF <sup>(6)</sup>	—	22.5	—	27.5	—	18.0	—	21.5	ns	
t <sub>PHL</sub>			—	22.5	—	27.5	—	18.0	—	21.5	ns	

## NOTES:

- For IDT54/74FCT853/54, replace CLK with  $\overline{EN}$ .
- Not applicable to IDT54/74FCT853/54.
- XX represents 33, 34, 53 and 54.
- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- These parameters are guaranteed but not tested.

10

## ORDERING INFORMATION

IDTXXFCT Temp. Range	XXXX Device Type	A Package	A Process/Temperature		
				Blank	Commercial (0°C to +70°C)
				B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
				P	Plastic DIP
				D	Cerdip
				L	Leadless Chip Carrier
				SO	Small Outline IC
				E	CERPACK
				833A	Non-inverting Parity Bus Transceiver (Register Option)
				833B	Fast non-inverting Parity Bus Transceiver (Register Option)
				834A	Inverting Parity Bus Transceiver (Register Option)
				834B	Fast inverting Parity Bus Transceiver (Register Option)
				853A	Non-inverting Parity Bus Transceiver (Latch Option)
				853B	Fast non-inverting Parity Bus Transceiver (Latch Option)
				854A	Inverting Parity Bus Transceiver (Latch Option)
				854B	Fast inverting Parity Bus Transceiver (Latch Option)
				54	-55°C to +125°C
				74	0°C to +70°C