




Quad 2-Input Inverter/Buffer Driver


ELECTRICALLY TESTED PER:
MIL-M-38510/32102

LOGIC DIAGRAM




*OPEN COLLECTOR OUTPUT

AC TEST CIRCUIT



WAVEFORMS



NOTES:

- Pulse generator has the following characteristics: $t_f \leq 15$ ns, $t_f \leq 6.0$ ns, $t_p = 0.5$ μ s.
- Inputs not under test are at 2.7 V.
- $C_L = 50$ pF $\pm 10\%$, including scope probe, wiring and stray capacitance.
- $R_L = 2.0$ k Ω $\pm 5.0\%$.
- All diodes are 1N3064 or equivalent.
- Voltage measurements are to be made with a respect to network ground terminal.

Military 54LS26



AVAILABLE AS:

- JAN: JM38510/32102BXA
- SMD: 7602001
- 883: 54LS26/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: C
CERFLAT: D
LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 632-08	FLATS 717-04	LCC 756A-02	BURN-IN (COND. A)
A1	1	1	2	VCC
B1	2	2	3	GND
Y1	3	3	4	VCC
A2	4	4	6	VCC
B2	5	5	8	VCC
Y2	6	6	9	VCC
GND	7	7	10	GND
Y3	8	8	12	VCC
A3	9	9	13	VCC
B3	10	10	14	GND
Y4	11	11	16	VCC
A4	12	12	18	VCC
B4	13	13	19	GND
VCC	14	14	20	VCC

BURN-IN CONDITIONS:
 $V_{CC} = 5.0$ V MIN/6.0 V MAX

TRUTH TABLE

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V _{OOL}	Logical "0" Output Voltage		0.4		0.4		0.4	V	V _{CC} = 4.5 V, I _{OOL} = 4.0 mA, V _{IH} = 2.0 V. other inputs = 2.0 V.		
V _{IC}	Input Clamping Voltage		- 1.5					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, other inputs are open.		
I _{CEX1}	Open Collector Input Current		50		50		50	μA	V _{CC} = 4.5 V, V _{IH} = 2.0 V, V _{IL} = 0.7 V on other input, V _{OUT} = 12 V.		
I _{CEX2}	Open Collector Input Current		250		250		250	μA	V _{CC} = 4.5 V, V _{IH} = 2.0 V, V _{IL} = 0.7 V on other input, V _{OUT} = 15 V.		
I _{IH1}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IN} = 2.7 V, other input = 0 V.		
I _{IH2}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, other input = 0 V.		
I _{IL}	Logical "0" Input Current	- 150	- 380	- 150	- 380	- 150	- 380	μA	V _{CC} = 5.5 V, V _{IN} = 0.4 V, other input = 5.5 V.		
I _{CCH}	Power Supply Current		1.6		1.6		1.6	mA	V _{CC} = 5.5 V, V _{IN} = 0 V (both inputs).		
I _{CCL}	Power Supply Current		4.4		4.4		4.4	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (both inputs).		
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.		
V _{IL}	Logical "0" Input Voltage		0.7		0.7		0.7	V	V _{CC} = 4.5 V.		
Functional Tests	Subgroup 7	Subgroup 8A		Subgroup 8B					per Truth Table with V _{CC} = 5.0 V, V _{INL} = 0.5 V, and V _{INH} = 2.5 V.		

5

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
t _{PHL}	Propagation Delay /Data-Output Output High-Low	2.0	—	33	28	2.0	46	2.0	46	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ.
t _{PLH}	Propagation Delay /Data-Output Output Low-High	2.0	—	40	32	2.0	52	2.0	52	ns	V _{CC} = 5.0 V, C _L = 50 pF, R _L = 2.0 kΩ. V _{CC} = 5.0 V, C _L = 15 pF, R _L = 2.0 kΩ.

NOTE:

1. The limits specified for C_L = 15 pF are guaranteed but not tested.