



Product Preview


8-Bit Transparent Latch

The MC74AC845/74ACT845 and MC74AC846/74ACT846 bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide easy expansion through multiple \overline{OE} controls.

The MC74AC845/74ACT845 is functionally and pin compatible with AMD's AM29845.

- 'ACT845 and 'ACT846 Have TTL Compatible Inputs

LOGIC SYMBOL (MC74AC845/74ACT845)*




*The MC74AC846/74ACT846 has inverting outputs.

PIN NAMES

D ₀ -D ₇	Data Inputs
O ₀ -O ₇	Data Outputs (MC74AC845/74ACT845)
O ₀ -O ₇	Data Outputs (MC74AC846/74ACT846)
OE ₁ -OE ₃	Output Enables
LE	Latch Enable
CLR	Clear
PRE	Preset

MC74AC845
MC74ACT845
MC74AC846
MC74ACT846


8-BIT
TRANSPARENT
LATCH



N SUFFIX
CASE 649-03
PLASTIC



DW SUFFIX
CASE 751E-02
PLASTIC



MC74AC845 • MC74ACT845 • MC74AC846 • MC74ACT846

FUNCTIONAL DESCRIPTION

The MC74AC845/74ACT845 and MC74AC846/74ACT846 consist of eight D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation as the output transition follows the data in tran-


sition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) are LOW. When any one of \overline{OE}_1 , \overline{OE}_2 or \overline{OE}_3 is HIGH, the bus output is in the high impedance state.

FUNCTION TABLE

Inputs					Internal	Outputs		Function
CLR	PRE	\overline{OE}_1 - \overline{OE}_3	LE	D	Q	O ('845)	\overline{O} ('846)	
H	H	H	H	L	L	Z	Z	High Z
H	H	H	H	H	H	Z	Z	High Z
H	H	H	L	X	NC	Z	Z	Latched
H	H	L	H	L	L	L	H	Transparent
H	H	L	H	H	H	H	L	Transparent
H	H	L	L	X	NC	NC	NC	Latched
H	L	L	X	X	H	H	L	Preset
L	H	L	X	X	L	L	H	Clear
L	L	L	X	X	H	H	L	Preset
L	H	H	L	X	L	Z	Z	Clear/High Z
H	L	H	L	X	H	Z	Z	Preset/High Z

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 NC = No Change

LOGIC DIAGRAM (MC74AC845/74ACT845)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The MC74AC846/74ACT846 also has the same logic diagram with inverting outputs.

MC74AC845 • MC74ACT845 • MC74AC846 • MC74ACT846

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
I_{CC}	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = 25^\circ C$
I_{CCT}	Maximum Additional I_{CC} Input (ACT845/846)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V, T_A = \text{Worst Case}$

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V_{CC}^* (V)	74AC			74AC		Units	Fig. No.
			$T_A = +25^\circ C$ $C_L = 50 pF$			$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 pF$			
			Min	Typ	Max	Min	Max		
t_{PLH}	Propagation Delay O_n to O_n	3.3 5.0		17 12				ns	3-5
t_{PHL}	Propagation Delay O_n to O_n	3.3 5.0		16.5 11				ns	3-5
t_{PLH}	Propagation Delay LE to O_n	3.3 5.0		18.5 13				ns	3-6
t_{PHL}	Propagation Delay LE to O_n	3.3 5.0		17 12				ns	3-6
t_{PLH}	Propagation Delay PRE to O_n	3.3 5.0		17 12				ns	3-6
t_{PHL}	Propagation Delay CLR to O_n	3.3 5.0		17 12				ns	3-6
t_{PZH}	Output Enable Time O_n to O_n	3.3 5.0		14.5 10				ns	3-7
t_{PZL}	Output Enable Time O_n to O_n	3.3 5.0		11.5 8.0				ns	3-8
t_{PHZ}	Output Disable Time O_n to O_n	3.3 5.0		13 9.0				ns	3-7
t_{PLZ}	Output Disable Time O_n to O_n	3.3 5.0		13 9.0				ns	3-8

*Voltage Range 3.3 is $3.3 V \pm 0.3 V$
Voltage Range 5.0 is $5.0 V \pm 0.5 V$

MC74AC845 • MC74ACT845 • MC74AC846 • MC74ACT846

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74AC		74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	4.0 2.5				ns	3-9
t _h	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	0 0				ns	3-9
t _w	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5				ns	3-6
t _w	$\overline{\text{PRE}}$ Pulse Width, LOW	3.3 5.0	4.0 2.5				ns	3-6
t _w	$\overline{\text{CLR}}$ Pulse Width, LOW	3.3 5.0	4.0 2.5				ns	3-6
t _{rec}	$\overline{\text{PRE}}$ Recovery Time	3.3 5.0	5.0 4.0				ns	3-9
t _{rec}	$\overline{\text{CLR}}$ Recovery Time	3.3 5.0	5.0 4.0				ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	5.0		12			ns	3-5	
t _{PHL}	Propagation Delay D _n to O _n	5.0		11			ns	3-5	
t _{PLH}	Propagation Delay LE to O _n	5.0		13.5			ns	3-6	
t _{PHL}	Propagation Delay LE to O _n	5.0		12			ns	3-6	
t _{PLH}	Propagation Delay $\overline{\text{PRE}}$ to O _n	5.0		12			ns	3-6	
t _{PHL}	Propagation Delay $\overline{\text{CLR}}$ to O _n	5.0		12			ns	3-6	
t _{PZH}	Output Enable Time OE to O _n	5.0		10			ns	3-7	
t _{PZL}	Output Enable Time OE to O _n	5.0		18			ns	3-8	
t _{PHZ}	Output Disable Time OE to O _n	5.0		9.0			ns	3-7	
t _{PLZ}	Output Disable Time OE to O _n	5.0		9.0			ns	3-8	

*Voltage Range 5.0 is 5.0 V ± 0.5 V

5

MC74AC845 • MC74ACT845 • MC74AC846 • MC74ACT846

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74ACT		74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	2.5				ns	3-9
t _h	Hold Time, HIGH or LOW D _n to LE	5.0	0				ns	3-9
t _w	LE Pulse Width, HIGH	5.0	2.5				ns	3-6
t _w	P _{RE} Pulse Width, LOW	5.0	2.5				ns	3-6
t _w	CL _R Pulse Width, LOW	5.0	2.5				ns	3-6
t _{rec}	P _{RE} Recovery Time	5.0	5.0				ns	3-9
t _{rec}	CL _R Recovery Time	5.0	5.0				ns	3-9

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance		pF	V _{CC} = 5.0 V