

Pentium®/II, 6x86, K6 Clock Synthesizer/Driver for Desktop/
Mobile PCs with Intel 82430TX and 2 DIMMs or 3 SO-DIMMs

Features

- **Mixed 2.5V and 3.3V operation**
- **Complete clock solution to meet requirements of Pentium®, Pentium® II, 6x86, or K6 motherboards**
 - **Four CPU clocks at 2.5V or 3.3V**
 - **Up to eight 3.3V SDRAM clocks**
 - **Seven 3.3V synchronous PCI clocks, one free running**
 - **Two 3.3V USB/IO clocks at 48 or 24 MHz, selectable by serial interface**
 - **One 2.5V IOAPIC clock at 14.318 MHz**
 - **Two 3.3V Ref. clocks at 14.318 MHz**
- **Factory-EPROM programmable CPU, PCI, and USB/IO clock frequencies for custom configuration**
- **Factory-EPROM programmable output drive and slew rate for EMI customization**
- **MODE Enable pin for CPU_STOP and PCI_STOP**
- **I²C™ serial configuration interface**
- **Available in space-saving 48-pin SSOP and TSSOP packages.**

Functional Description

The CY2277A is a Clock Synthesizer/Driver for Pentium, Pentium II, 6X86, and K6 portable PCs designed with the Intel® 82430TX or similar chipsets. There are three available options as shown in the selector guide.

The CY2277A outputs four CPU clocks at 2.5V or 3.3V with up to nine selectable frequencies. There are up to eight 3.3V SDRAM clocks and seven PCI clocks, running at one half the CPU clock frequency. One of the PCI clocks is free-running. Additionally, the part outputs two 3.3V USB/IO clocks at 48 MHz or 24 MHz, one 2.5V IOAPIC clock at 14.318 MHz, and two 3.3V reference clocks at 14.318 MHz. The CPU, PCI, USB,

and IO clock frequencies are factory-EPROM programmable for easy customization with fast turnaround times.

The CY2277A has power-down, CPU stop and PCI stop pins for power management control. The CPU stop and PCI stop are controlled by the MODE pin. They are multiplexed with SDRAM clock outputs, and are selected when the MODE pin is driven LOW. Additionally, these inputs are synchronized on-chip, enabling glitch-free transitions. When the CPU_STOP input is asserted, the CPU outputs are driven LOW. When the PCI_STOP input is asserted, the PCI outputs (except the free-running PCI clock) are driven LOW. Finally, when the PWR_DWN pin is asserted, the reference oscillator and PLLs are shut down, and all outputs are driven LOW.

The CY2277A outputs are designed for low EMI emission. Controlled rise and fall times, unique output driver circuits and factory-EPROM programmable output drive and slew-rate enable optimal configurations for EMI control.


CY2277A Selector Guide

Clock Outputs	-1/-1M	-2	-3	-12
CPU (60, 66.6MHz)	4	--	--	4
CPU (33.3, 66.6MHz)	--	--	4	--
CPU (I ² C selectable)	--	4	--	--
PCI (CPU/2)	7 ^[1]	7 ^[1]	7 ^[1]	7 ^[1]
SDRAM	6/8	6/8	6/8	6/8
USB/IO (48 or 24MHz)	2	2	2	2
IOAPIC (14.318 MHz)	1	1	1	1
Ref (14.318MHz)	2	2	2	2
CPU-PCI delay	1–6 ns	1–6 ns	1–6 ns	1–4 ns


Note:

1. One free-running PCI clock.

Logic Block Diagram



Pin Configuration



Intel and Pentium are registered trademarks of Intel Corporation. ^{12}C is a trademark of Philips Corporation.

Pin Summary

Name	Pins	Description
V _{DDQ3}	7, 15, 21, 28, 34	3.3V Digital voltage supply
V _{DDQ2}	46	IOAPIC Digital voltage supply, 2.5V or 3.3V
V _{DDCPU}	40	CPU Digital voltage supply, 2.5V or 3.3V
AV _{DD}	25, 48	3.3V Analog voltage supply
V _{SS}	3, 10, 17, 24, 31, 37, 43	Ground
XTALIN ^[2]	4	Reference crystal input
XTALOUT ^[2]	5	Reference crystal feedback
MODE	6	Mode select input, enables power management features
SEL	18	Select input to enable 66.66 MHz or 60 MHz CPU clock (See Function tables.)
SDATA	19	I ² C serial data input for serial configuration port
SCLK	20	I ² C serial clock input for serial configuration port
PWR_DWN	44	Active low control input to put osc., PLLs, and outputs in power down state
PWR_SEL	47	Power select input, indicates whether V _{DDCPU} is at 2.5V or 3.3V HIGH = 3.3V, LOW=2.5V (internal pull-up to V _{DD})
SDRAM7/PCI_STOP	26	SDRAM clock output. Also, active LOW control input to stop PCI clocks, enabled when MODE is LOW
SDRAM6/CPU_STOP	27	SDRAM clock output. Also, active LOW control input to stop CPU clocks, enabled when MODE is LOW
SDRAM[0:5]	36, 35, 33, 32, 30, 29	SDRAM clock outputs, have same frequency as CPU clocks
CPUCLK[0:3]	42, 41, 39, 38	CPU clock outputs
PCICLK[0:5]	9, 11, 12, 13, 14, 16	PCI clock outputs
PCICLK_F	8	PCI clock output, free-running
IOAPIC	45	IOAPIC clock output
REF[0:1]	1, 2	Reference clock outputs, 14.318 MHz. REF0 drives 45 pF load
USBCLK/IOCLK	22, 23	USB or IO clock outputs, frequency selected by serial word

Note:

- For best accuracy, use a parallel-resonant crystal, C_{LOAD} = 18 pF.

Function Table (-1, -1M, -12)

SEL	XTALIN	CPUCLK[0:3] SDRAM[0:7]	PCICLK[0:5] PCICLK_F	REF[0:1] IOAPIC	USBCLK / IOCLK ^[3]
0	14.318 MHz	60.0 MHz	30.0 MHz	14.318 MHz	48.0 MHz / 24.0 MHz
1	14.318 MHz	66.67 MHz	33.33 MHz	14.318 MHz	48.0 MHz / 24.0 MHz

Function Table (-3)

SEL	XTALIN	CPUCLK[0:3] SDRAM[0:7]	PCICLK[0:5] PCICLK_F	REF[0:1] IOAPIC	USBCLK / IOCLK ^[3]
0	14.318 MHz	33.33 MHz	16.67 MHz	14.318 MHz	48.0 MHz / 24.0 MHz
1	14.318 MHz	66.67 MHz	33.33 MHz	14.318 MHz	48.0 MHz / 24.0 MHz

Function Table (-2)^[4, 5]

Pin 18	I ² C Control - Byte 0 ^[7]			Outputs (MHz)			
SEL ^[6]	Bit 6	Bit 5	Bit 4	CPU Freq (Target)	PCI Freq (CPU/2)	CPU Freq (Actual)	PPM
0	0	0	0	66.8	33.4	66.818	272
0	0	0	1	75.0	37.5	75.000	0
0	0	1	0	60.0	30.0	60.000	0
0	0	1	1	55.0	27.5	55.012	217
0	1	0	0	68.4	34.2	68.409	133
0	1	0	1	50.0	25.0	49.947	1057
0	1	1	0	83.3	41.65	83.306	69
0	1	1	1	33.3	16.67	33.298	1107
1	0	0	0	68.4	34.2	68.409	133
1	0	0	1	50.0	25.0	49.947	1057
1	0	1	0	83.3	41.65	83.306	69
1	0	1	1	33.3	16.67	33.298	1107
1	1	0	0	66.8	33.4	66.818	272
1	1	0	1	75.0	37.5	75.000	0
1	1	1	0	60.0	30.0	60.000	0
1	1	1	1	55.0	27.5	55.012	217

Actual Clock Frequency Values (-1, -1M, -3, -12)

Clock Output	Target Frequency (MHz)	Actual Frequency (MHz)	PPM
CPUCLK, SDRAM	66.67	66.654	-195
CPUCLK, SDRAM	60.0	60.0	0
USBCLK ^[8]	48.0	48.008	167
IOCLK	24.0	24.004	167

Notes:

3. On power-up, the default frequency on these outputs is 48 MHz.
4. All AC specs for duty cycle, skew, jitter, and rise/fall time remain the same.
5. The above frequencies support Intel Pentium and Pentium II, AMD K6, and Cyrix processors.

CPU and PCI Clock Driver Strengths

- Matched impedances on both rising and falling edges on the output drivers
- Output impedance: 25Ω (typical) measured at 1.5V

6. SEL = 0 OR SEL = 1 gives all the same CPU frequencies on the outputs. In this case, the CPU and PCI frequencies are I²C controllable. Therefore, the user can have jumperless frequency changes.
7. The above I²C bits will NOT affect the other clocks in the system.
8. Meets Intel USB clock requirements.

Power Management Logic

CPU_STOP	PCI_STOP	PWR_DWN	CPUCLK	PCICLK	PCICLK_F	Other Clocks	Osc.	PLLs
X	X	0	Low	Low	Stopped	Stopped	Off	Off
0	0	1	Low	Low	Running	Running	Running	Running
0	1	1	Low	33/30 MHz	Running	Running	Running	Running
1	0	1	66/60 MHz	Low	Running	Running	Running	Running
1	1	1	66/60 MHz	33/30 MHz	Running	Running	Running	Running

Serial Configuration Map

- The Serial bits will be read by the clock driver in the following order:

Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0

Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0

.

.

Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0

- Reserved and unused bits should be programmed to "0".
- I²C Address for the CY2277A is:

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	----

Byte 0: Functional and Frequency Select Clock Register (1 = Enable, 0 = Disable)


Bit	Pin #	Description	
Bit 7	--	(Reserved) drive to '0'	
Bit 6	--	(Reserved) drive to '0' on -1, -1M, -3, -12	
Bit 6	--	Freq. Sel. Bit on -2	
Bit 5	--	(Reserved) drive to '0' on -1, -1M, -3, -12	
Bit 5	--	Freq. Sel. Bit on -2	
Bit 4	--	(Reserved) drive to '0' on -1, -1M, -3, -12	
Bit 4	--	Freq. Sel. Bit on -2	
Bit 3	23	48/24 MHz (Frequency Select) 1 = 48 MHz (default), 0 = 24 MHz	
Bit 2	22	48/24 MHz (Frequency Select) 1 = 48 MHz (default), 0 = 24 MHz	
Bit 1 Bit 0	--	Bit 1 1 1 0 0	Bit 0 1 - Three-State (see table below) 0 - N/A 1 - Test Mode (see table below) 0 - Normal Operation

Select Functions

Functional Description	Outputs						
	CPU	PCI, PCI_F	SDRAM	Ref	IOAPIC	IOCLK	USBCLK
Three-State	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Test Mode	TCLK/2 ^[9]	TCLK/4	TCLK/2	TCLK	TCLK	TCLK/4	TCLK/2

Note:

9. TCLK supplied on the XTALIN, PIN 4.



Byte 1: CPU, 24/48 MHz Active/Inactive
Register(1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	23	48/24 MHz (Active/Inactive)
Bit 6	22	48/24 MHz (Active/Inactive)
Bit 5	--	(Reserved) drive to '0'
Bit 4	N/A	Not Used, drive 0
Bit 3	38	CPUCLK3 (Active/Inactive)
Bit 2	39	CPUCLK2 (Active/Inactive)
Bit 1	41	CPUCLK1 (Active/Inactive)
Bit 0	42	CPUCLK0 (Active/Inactive)

Byte 2: PCI Active/Inactive
Register(1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	--	(Reserved) drive to '0'
Bit 6	8	PCICLK_F (Active/Inactive)
Bit 5	16	PCICLK5 (Active/Inactive)
Bit 4	14	PCICLK4 (Active/Inactive)
Bit 3	13	PCICLK3 (Active/Inactive)
Bit 2	12	PCICLK2 (Active/Inactive)
Bit 1	11	PCICLK1 (Active/Inactive)
Bit 0	9	PCICLK0 (Active/Inactive)

Byte 3: SDRAM Active/Inactive
Register(1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	26	SDRAM7 (Active/Inactive)
Bit 6	27	SDRAM6 (Active/Inactive)
Bit 5	29	SDRAM5 (Active/Inactive)
Bit 4	30	SDRAM4 (Active/Inactive)
Bit 3	32	SDRAM3 (Active/Inactive)
Bit 2	33	SDRAM2 (Active/Inactive)
Bit 1	35	SDRAM1 (Active/Inactive)
Bit 0	36	SDRAM0 (Active/Inactive)

Byte 4: SDRAM Active/Inactive
Register(1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	N/A	Not used, drive to '0'
Bit 6	N/A	Not used, drive to '0'
Bit 5	N/A	Not used, drive to '0'
Bit 4	N/A	Not used, drive to '0'
Bit 3	N/A	Not used, drive to '0'
Bit 2	N/A	Not used, drive to '0'
Bit 1	N/A	Not used, drive to '0'
Bit 0	N/A	Not used, drive to '0'

Byte 5: Peripheral Active/Inactive
Register(1 = Active, 0 = Inactive), Default = Active

Bit	Pin #	Description
Bit 7	--	(Reserved) drive to '0'
Bit 6	--	(Reserved) drive to '0'
Bit 5	--	(Reserved) drive to '0'
Bit 4	45	IOAPIC (Active/Inactive)
Bit 3	--	(Reserved) drive to '0'
Bit 2	--	(Reserved) drive to '0'
Bit 1	1	REF1 (Active/Inactive)
Bit 0	2	REF0 (Active/Inactive)

Byte 6: Reserved, for future use

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage -0.5 to +7.0V

Input Voltage -0.5V to $V_{DD}+0.5$

Storage Temperature (Non-Condensing) -65°C to +150°C

Max. Soldering Temperature (10 sec) +260°C

Junction Temperature +150°C

Package Power Dissipation 1W

Static Discharge Voltage >2000V
(per MIL-STD-883, Method 3015, like V_{DD} pins tied together)

Operating Conditions^[10]

Parameter	Description	Min.	Max.	Unit
AV _{DD} , V _{DDQ3}	Analog and Digital Supply Voltage	3.135	3.465	V
V _{DDCPU}	2.5V CPU Supply Voltage (-1, -1M, -2, -3) 2.5V CPU Supply Voltage (-12) 3.3V CPU Supply Voltage	2.375 2.375 3.135	2.9 2.625 3.465	V
V _{DDQ2}	2.5V IOAPIC Supply Voltage (-1, -1M, -2, -3) 2.5V IOAPIC Supply Voltage (-12) 3.3V IOAPIC Supply Voltage	2.375 2.375 3.135	2.9 2.625 3.465	V
T _A	Operating Temperature, Ambient	0	70	°C
C _L	Max. Capacitive Load on CPUCLK, USBCLK/IOCLK, REF1, IOAPIC PCICLK, SDRAM REF0	10 30, 20 20	20 30 45	pF
f _(REF)	Reference Frequency, Oscillator Nominal Value	14.318	14.318	MHz

Electrical Characteristics (-1, -2, -3, -12)

Parameter	Description	Test Conditions		Min.	Max.	Unit
V _{IH}	High-level Input Voltage	Except Crystal Inputs		2.0		V
V _{IL}	Low-level Input Voltage	Except Crystal Inputs			0.8	V
V _{ILiic}	Low-level Input Voltage	I ² C inputs only			0.7	V
V _{OH}	High-level Output Voltage ^[11]	V _{DDQ2} = V _{DDCPU} = 2.375V	I _{OH} = 18 mA CPUCLK I _{OH} = 18 mA IOAPIC	2.0		V
V _{OL}	Low-level Output Voltage ^[11]	V _{DDQ2} = V _{DDCPU} = 2.375V	I _{OL} = 29 mA CPUCLK I _{OL} = 29 mA IOAPIC		0.4	V
V _{OH}	High-level Output Voltage ^[11]	V _{DDQ3} , AV _{DD} , V _{DDCPU} = 3.135V	I _{OH} = 32 mA CPUCLK I _{OH} = 36 mA SDRAM I _{OH} = 32 mA PCICLK I _{OH} = 26 mA USBCLK I _{OH} = 26 mA IOCLK I _{OH} = 36 mA REF0 I _{OH} = 26 mA REF1	2.4		V
V _{OL}	Low-level Output Voltage ^[11]	V _{DDQ3} , AV _{DD} , V _{DDCPU} = 3.135V	I _{OL} = 24 mA CPUCLK I _{OL} = 29 mA SDRAM I _{OL} = 26 mA PCICLK I _{OL} = 21 mA USBCLK I _{OL} = 21 mA IOCLK I _{OL} = 29 mA REF0 I _{OL} = 21 mA REF1		0.4V	V
I _{IH}	Input High Current	V _{IH} = V _{DD}		-10	+10	μA
I _{IL}	Input Low Current	V _{IL} = 0V, except PWR_SEL			10	μA
I _{IL}	Input Low Current	V _{IL} = 0V, PWR_SEL only			100	μA
I _{OZ}	Output Leakage Current	Three-state		-10	+10	μA
I _{DD}	Power Supply Current ^[11, 12]	V _{DD} = 3.465V, V _{IN} = 0 or V _{DD} , Loaded Outputs, CPU = 66.67 MHz			250	mA
I _{DD}	Power Supply Current ^[11, 12]	V _{DD} = 3.465V, V _{IN} = 0 or V _{DD} , Unloaded Outputs			120	mA
I _{DDS}	Power-down Current	Current draw in power-down state, PWR_SEL = V _{DD}			150	μA

Notes:

10. Electrical parameters are guaranteed with these operating conditions.
11. Guaranteed by design and characterization. Not 100% tested in production.
12. Power supply current will vary with number of outputs which are running.

Electrical Characteristics (-1M)

Parameter	Description	Test Conditions			Min.	Max.	Unit
V_{IH}	High-level Input Voltage	Except Crystal Inputs			2.0		V
V_{IL}	Low-level Input Voltage	Except Crystal Inputs				0.8	V
V_{ILiic}	Low-level Input Voltage	I^2C inputs only				0.7	V
V_{OH}	High-level Output Voltage ^[11]	$V_{DDQ2} = V_{DDCPU} = 2.375V$	$I_{OH} = 12.6\text{ mA}$	CPUCLK	2.0		V
			$I_{OH} = 16.7\text{ mA}$	IOAPIC			
V_{OL}	Low-level Output Voltage ^[11]	$V_{DDQ2} = V_{DDCPU} = 2.375V$	$I_{OL} = 18.2\text{ mA}$	CPUCLK		0.4	V
			$I_{OL} = 23.1\text{ mA}$	IOAPIC			
V_{OH}	High-level Output Voltage ^[11]	$V_{DDQ3}, AV_{DD}, V_{DDCPU} = 3.135V$	$I_{OH} = 32.2\text{ mA}$	SDRAM	2.4		V
			$I_{OH} = 32.2\text{ mA}$	PCICLK			
			$I_{OH} = 32.2\text{ mA}$	USBCLK			
			$I_{OH} = 32.2\text{ mA}$	IOCLK			
			$I_{OH} = 32.2\text{ mA}$	REF0			
			$I_{OH} = 32.2\text{ mA}$	REF1			
V_{OL}	Low-level Output Voltage ^[11]	$V_{DDQ3}, AV_{DD}, V_{DDCPU} = 3.135V$	$I_{OL} = 23.8\text{ mA}$	SDRAM		0.4V	V
			$I_{OL} = 23.8\text{ mA}$	PCICLK			
			$I_{OL} = 23.8\text{ mA}$	USBCLK			
			$I_{OL} = 23.8\text{ mA}$	IOCLK			
			$I_{OL} = 23.8\text{ mA}$	REF0			
			$I_{OL} = 23.8\text{ mA}$	REF1			
I_{IH}	Input High Current	$V_{IH} = V_{DD}$			-10	+10	μA
I_{IL}	Input Low Current	$V_{IL} = 0V$, except PWR_SEL				10	μA
I_{IL}	Input Low Current	$V_{IL} = 0V$, PWR_SEL only				100	μA
I_{OZ}	Output Leakage Current	Three-state			-10	+10	μA
I_{DD}	Power Supply Current ^[11, 12]	$V_{DD} = 3.465V$, $V_{IN} = 0$ or V_{DD} , Loaded Outputs, CPU = 66.67 MHz				250	mA
I_{DD}	Power Supply Current ^[11, 12]	$V_{DD} = 3.465V$, $V_{IN} = 0$ or V_{DD} , Unloaded Outputs				120	mA
I_{DDS}	Power-down Current	Current draw in power-down state, PWR_SEL = V_{DD}				150	μA

Switching Characteristics (-1, -3) [11, 13, 15]

Parameter	Output	Description	Test Conditions	Min.	Typ.	Max.	Unit
t_1	CPUCLK SDRAM USBCLK IOCLK REF [0,1] IOAPIC	Output Duty Cycle ^[14]	$t_1 = t_{1A} \div t_{1B}$	45	50	55	%
t_1	PCI	Output Duty Cycle ^[14]	$t_1 = t_{1A} \div t_{1B}$	40	50	55	%
t_2	CPUCLK, IOAPIC	CPU and IOAPIC Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$ Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$ CPU clocks at 66.66 MHz	0.75 0.75		4.0 4.0	V/ns
t_2	PCI	PCI Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$	0.75		4.0	V/ns
t_2	USBCLK, IOCLK, REF0	USB, I/O, REF0 Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.8		4.0	V/ns
t_2	SDRAM	SDRAM Rising and Fall- ing Edge Rate	Between 0.4V and 2.4V SDRAM clocks at 66.66 MHz	1.0		4.0	V/ns
t_2	REF1	REF1 Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.5		2.0	V/ns
t_3	CPUCLK	CPU Clock Rise Time	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$ Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$	0.4 0.5		2.13 2.0	ns
t_3	USBCLK, IOCLK	USB Clock and I/O Clock Rise Time	Between 0.4V and 2.4V			2.5	ns
t_4	CPUCLK	CPU Clock Fall Time	Between 2.0V and 0.4V, $V_{DDCPU} = 2.5V$ Between 2.4V and 0.4V, $V_{DDCPU} = 3.3V$	0.4 0.5		2.13 2.0	ns
t_4	USBCLK, IOCLK	USB Clock and I/O Clock Fall Time	Between 2.4V and 0.4V			2.5	ns
t_5	CPUCLK	CPU-CPU Clock Skew	Measured at 1.25V, $V_{DDCPU} = 2.5V$		100	400	ps
t_6	CPUCLK, PCICLK	CPU-PCI Clock Skew (-1, -3)	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks	1.0	2.0	6.0	ns
t_7	CPUCLK, SDRAM	CPU-SDRAM Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks, $V_{DDCPU} = 2.5V$			775	ps
t_8	CPUCLK	Cycle-Cycle Clock Jitter	Measured at 1.25V for 2.5V clocks and at 1.5V for 3.3V clocks			450	ps
t_8	SDRAM	Cycle-Cycle Clock Jitter	Measured at 1.5V for 3.3V clocks			650	ps
t_8	PCICLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			500	ps
t_8	USBCLK, IOCLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			1.3	ns
t_9	CPUCLK, PCICLK, SDRAM	Power-up Time	CPU, PCI, and SDRAM clock stabiliza- tion from power-up			3	ms
t_{10}	CPU, PCI, SDRAM	Frequency Slew Rate	Rate of change of frequency		2		MHz/ ms

Notes:

13. All parameters specified with loaded outputs.

14. Duty cycle is measured at 1.5V when $V_{DD} = 3.3V$. When $V_{DDCPU} = 2.5V$, CPUCLK duty cycle is measured at 1.25V.

15. Over the operating range unless otherwise specified.

Switching Characteristics (-1M) [11, 13, 15]

Parameter	Output	Description	Test Conditions	Min.	Typ.	Max.	Unit
t_1	CPUCLK SDRAM USBCLK REF [0,1] IOAPIC	Output Duty Cycle ^[14]	$t_1 = t_{1A} \div t_{1B}$	45	50	55	%
t_1	PCI	Output Duty Cycle ^[14]	$t_1 = t_{1A} \div t_{1B}$	45	50	55	%
t_2	CPUCLK, IOAPIC	CPU and IOAPIC Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$ CPU clocks at 66.66 MHz	0.60		4.0	V/ns
t_2	PCI	PCI Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$	0.65		4.0	V/ns
t_2	USBCLK, REF0	USB, REF0 Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.65		4.0	V/ns
t_2	SDRAM	SDRAM Rising and Fall- ing Edge Rate	Between 0.4V and 2.4V SDRAM clocks at 66.66 MHz	0.70		4.0	V/ns
t_2	REF1	REF1 Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.5		2.0	V/ns
t_3	CPUCLK	CPU Clock Rise Time	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$	0.4		2.4	ns
t_3	USBCLK	USB Clock Rise Time	Between 0.4V and 2.0V			2.5	ns
t_4	CPUCLK	CPU Clock Fall Time	Between 2.0V and 0.4V, $V_{DDCPU} = 2.5V$	0.4		2.4	ns
t_4	USBCLK	USB Clock Fall Time	Between 2.0V and 0.4V			2.5	ns
t_5	CPUCLK	CPU-CPU Clock Skew	Measured at 1.25V, $V_{DDCPU} = 2.5V$		100	250	ps
t_5	PCICLK	PCI-PCI Clock Skew	Measured at 1.5V			400	ps
t_5	SDRAM	SDRAM-SDRAM Clock Skew	Measured at 1.5V			300	ps
t_6	CPUCLK, PCICLK	CPU-PCI Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks	1.0	2.0	6.0	ns
t_7	CPUCLK, SDRAM	CPU-SDRAM Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks, $V_{DDCPU} = 2.5V$			600	ps
t_8	CPUCLK	Cycle-Cycle Clock Jitter	Measured at 1.25V for 2.5V clocks			525	ps
t_8	SDRAM	Cycle-Cycle Clock Jitter	Measured at 1.5V			600	ps
t_8	PCICLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			400	ps
t_8	USBCLK, IOCLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			900	ps
t_9	CPUCLK, PCICLK, SDRAM	Power-up Time	CPU, PCI, and SDRAM clock stabiliza- tion from power-up			3	ms
t_{10}	CPU, PCI, SDRAM	Frequency Slew Rate	Rate of change of frequency		2		MHz/ ms

Switching Characteristics (-2) [11, 13, 15]

Parameter	Output	Description	Test Conditions	Min.	Typ.	Max.	Unit
t_1	CPUCLK SDRAM USBCLK IOCLK REF [0,1] IOAPIC PCI	Output Duty Cycle ^[14]	$t_1 = t_{1A} \div t_{1B}$	40	50	55	%
t_2	CPUCLK, IOAPIC	CPU and IOAPIC Clock Rising and Falling Edge Rate	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$ Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$ CPU clocks at 66.8 MHz	0.75 0.75		4.0 4.0	V/ns
t_2	PCI	PCI Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$	0.7		4.0	V/ns
t_2	USBCLK, IOCLK, REF0	USB, I/O, REF0 Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.8		4.0	V/ns
t_2	SDRAM	SDRAM Rising and Fall- ing Edge Rate	Between 0.4V and 2.4V SDRAM clocks at 66.8 MHz	1.0		4.0	V/ns
t_2	REF1	REF1 Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.5		2.0	V/ns
t_3	CPUCLK	CPU Clock Rise Time	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$ Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$	0.4 0.5		2.13 2.0	ns
t_3	USBCLK, IOCLK	USB Clock and I/O Clock Rise Time	Between 0.4V and 2.4V			2.5	ns
t_4	CPUCLK	CPU Clock Fall Time	Between 2.0V and 0.4V, $V_{DDCPU} = 2.5V$ Between 2.4V and 0.4V, $V_{DDCPU} = 3.3V$	0.4 0.5		2.13 2.0	ns
t_4	USBCLK, IOCLK	USB Clock and I/O Clock Fall Time	Between 2.4V and 0.4V			2.5	ns
t_5	CPUCLK	CPU-CPU Clock Skew	Measured at 1.25V, $V_{DDCPU} = 2.5V$		100	400	ps
t_6	CPUCLK, PCICLK	CPU-PCI Clock Skew (-2)	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks	1.0	2.0	6.0	ns
t_7	CPUCLK, SDRAM	CPU-SDRAM Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks, $V_{DDCPU} = 2.5V$			1.3	ns
t_8	CPUCLK SDRAM	Cycle-Cycle Clock Jitter	Measured at 1.25V for 2.5V clocks and at 1.5V for 3.3V clocks			650	ps
t_8	PCICLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			600	ps
t_8	USBCLK, IOCLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			1.3	ns
t_9	CPUCLK, PCICLK, SDRAM	Power-up Time	CPU, PCI, and SDRAM clock stabiliza- tion from power-up			3	ms
t_{10}	CPU, PCI, SDRAM	Frequency Slew Rate	Rate of change of frequency		2		MHz/ ms

Switching Characteristics (-12) [11, 13, 15, 16]

Parameter	Output	Description	Test Conditions	Min.	Typ.	Max.	Unit
t_1	All Clocks	Output Duty Cycle ^[14]	$t_1 = t_{1A} \div t_{1B}$	45	50	55	%
t_2	CPUCLK, IOAPIC	CPU and IOAPIC Clock Rising and Falling Edge Rate	Between 0.6V and 1.8V, $V_{DDCPU} = 2.5V$ Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$ CPU clocks at 66.6 MHz	1.0 1.0		4.0 4.0	V/ns
t_2	PCI	PCI Clock Rising and Falling Edge Rate	Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$	1.0		4.0	V/ns
t_2	REF0	REF0 Clock Rising and Falling Edge Rate	Between 0.8V and 2.4V, $V_{DDCPU} = 3.3V$	1.0		4.0	V/ns
t_2	SDRAM	SDRAM Rising and Falling Edge Rate	Between 0.5V and 2.0V SDRAM clocks at 66.6 MHz	1.5		4.0	V/ns
t_2	REF1, USBCLK, IOCLK	REF1, USB and IO Rising and Falling Edge Rate	Between 0.4V and 2.4V	0.5		2.0	V/ns
t_3	CPUCLK	CPU Clock Rise Time	Between 0.4V and 2.0V, $V_{DDCPU} = 2.5V$ Between 0.4V and 2.4V, $V_{DDCPU} = 3.3V$	0.4 0.4		2.0 2.0	ns
t_3	USBCLK, IOCLK	USB Clock and I/O Clock Rise Time	Between 0.4V and 2.4V	1.0		4.0	ns
t_4	CPUCLK	CPU Clock Fall Time	Between 2.0V and 0.4V, $V_{DDCPU} = 2.5V$ Between 2.4V and 0.4V, $V_{DDCPU} = 3.3V$	0.4 0.4		2.0 2.0	ns
t_4	USBCLK, IOCLK	USB Clock and I/O Clock Fall Time	Between 2.4V and 0.4V	1.0		4.0	ns
t_5	CPUCLK	CPU-CPU Clock Skew	Measured at 1.25V, $V_{DDCPU} = 2.5V$		100	250	ps
t_6	CPUCLK, PCICLK	CPU-PCI Clock Skew (-12)	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks	1.0		4.0	ns
t_7	CPUCLK, SDRAM	CPU-SDRAM Clock Skew	Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks, $V_{DDCPU} = 2.5V$			500	ps
t_8	CPUCLK	Cycle-Cycle Clock Jitter	Measured at 1.25V for 2.5V clocks and at 1.5V for 3.3V clocks			250	ps
t_8	PCICLK	Cycle-Cycle Clock Jitter	Measured at 1.5V			500	ps
t_9	CPUCLK, PCICLK, SDRAM	Power-up Time	CPU, PCI, and SDRAM clock stabilization from power-up			3	ms
t_{10}	CPU, PCI, SDRAM	Frequency Slew Rate	Rate of change of frequency		2		MHz/ms

Note:


16. Parameters specified with: $V_{DDCPU}=2.5V$, $V_{DDQ2}=2.5V$, $V_{DDQ3}=3.3V$.

Timing Requirement for the I²C Bus


Parameter	Description	Min.	Max.	Unit
t ₁₀	SCLK Clock Frequency	0	100	kHz
t ₁₁	Time the bus must be free before a new transmission can start	4.7		μs
t ₁₂	Hold time start condition. After this period the first clock pulse is generated.	4		μs
t ₁₃	The LOW period of the clock.	4.7		μs
t ₁₄	The HIGH period of the clock.	4		μs
t ₁₅	Setup time for start condition. (Only relevant for a repeated start condition.)	4.7		μs
t ₁₆	Hold time DATA for CBUS compatible masters. for I ² C devices	5 0		μs
t ₁₇	DATA input set-up time	250		ns
t ₁₈	Rise time of both SDATA and SCLK inputs		1	μs
t ₁₉	Fall time of both SDATA and SCLK inputs		300	ns
t ₂₀	Set-up time for stop condition	4.0		μs

Switching Waveforms


Duty Cycle Timing



CPUCLK Outputs HIGH/LOW Time




All Outputs Rise/Fall Time




Switching Waveforms (continued)


CPU-CPU Clock Skew




CPU-SDRAM Clock Skew



CPU-PCI Clock Skew



CPU_STOP [17, 18]




Notes:


17. CPUCLK on and CPUCLK off latency is 2 or 3 CPUCLK cycles.
18. CPU_STOP may be applied asynchronously. It is synchronized internally.

Switching Waveforms (continued)

PCI_STOP [19, 20]




PWR_DOWN



Shaded section on the VCO and Crystal waveforms indicates that the VCO and crystal oscillator are active, and there is a valid clock.

Timing Requirements for the I²C Bus




Notes:

19. PCICLK on and PCICLK off latency is 1 rising edge of the external PCICLK.
20. PCI_STOP may be applied asynchronously. It is synchronized internally.

Application Information

Clock traces must be terminated with either series or parallel termination, as they are normally done.

Application Circuit



Cd = DECOUPLING CAPACITORS

Ct = OPTIONAL EMI-REDUCING CAPACITORS

Cx = OPTIONAL LOAD MATCHING CAPACITOR

Rs = SERIES TERMINATING RESISTORS


Summary

- A parallel-resonant crystal should be used as the reference to the clock generator. The operating frequency and C_{LOAD} of this crystal should be as specified in the data sheet. Optional trimming capacitors may be needed if a crystal with a different C_{LOAD} is used. Footprints can be laid out for flexibility.
- Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1 μ F. In some cases, smaller value capacitors may be required.
- The value of the series terminating resistor satisfies the following equation, where R_{trace} is the loaded characteristic impedance of the trace, R_{out} is the output impedance of the clock generator (specified in the data sheet), and R_{series} is the series terminating resistor.

$$R_{series} \geq R_{trace} - R_{out}$$

- Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7 pF to 22 pF.
- A Ferrite Bead **may** be used to isolate the Board V_{DD} from the clock generator V_{DD} island. Ensure that the Ferrite Bead offers greater than 50 Ω impedance at the clock frequency, under loaded DC conditions. Please refer to the application note "Layout and Termination Techniques for Cypress Clock Generators" for more details.
- If a Ferrite Bead is used, a 10 μ F– 22 μ F tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.

Test Circuit



Note: All capacitors should be placed as close to each pin as possible.


Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
CY2277APAC-1	Z48	48-Pin TSSOP	Commercial
CY2277APVC-1	O48	48-Pin SSOP	Commercial
CY2277APAC-1M	Z48	49-Pin TSSOP	Commercial
CY2277APVC-2	O48	48-Pin SSOP	Commercial
CY2277APVC-3	O48	48-Pin SSOP	Commercial
CY2277APAC-12	Z48	48-Pin TSSOP	Commercial
CY2277APVC-12	O48	48-Pin SSOP	Commercial

Document #: 38-00612-D

Package Diagrams

48-Lead Shrunk Small Outline Package O48



48-Lead Thin Shrunk Small Outline Package Z48

