



512Kx32 SRAM MODULE ADVANCED*

FEATURES


- Access Times of 17, 20, 25, 35ns
- Packaging
 - Module is manufactured with four 512Kx8 SRAM memory devices on laminate substrate
 - 72 pin SIMM, JEDEC Standard Pinout
 - 72 pin ZIP
- Organized as 512Kx32
- Commercial Temperature Range
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Low Power CMOS
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation

** This data sheet describes a product that may or may not be under development and is subject to change or cancellation without notice.*

3 SRAM SIMMs and ZIPs

FIG. 1 PIN CONFIGURATION FOR WPS512K32-XXC

TOP VIEW




PD0	—	open
PD1	—	open
PD2	—	GND
PD3	—	open

PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-15	Address Inputs
\overline{WE}	Write Enable
\overline{CS}_{1-4}	Chip Selects
\overline{OE}	Output Enable
PD0-3	Presence Detect
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	0	+70	°C
Storage Temperature	T _{STG}	-55	+125	°C
Signal Voltage Relative to GND	V _G	-0.5	V _{CC} +0.5	V
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

\overline{CS}	\overline{OE}	\overline{WE}	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Out Disable	High Z	Active
L	X	L	Write	Data In	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp (Mil)	T _A	0	+70	°C

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
\overline{OE} capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	60	pF
\overline{WE}	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	60	pF
\overline{CS}_{1-4} capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	18	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	60	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = 0°C to +70°C)

Parameter	Symbol	Conditions	Units	
			Min	Max
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10 μA
Output Leakage Current	I _{LO}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , V _{OUT} = GND to V _{CC}		10 μA
Operating Supply Current x 32 Mode	I _{CC x 32}	\overline{CS} = V _{IL} , \overline{OE} = V _{IH} , f = 5MHz, V _{CC} = 5.5		520 mA
Standby Current	I _{SB}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , f = 5MHz, V _{CC} = 5.5		60 mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4 V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = 4.5	2.4	V

NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V



AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = 0°C to +70°C)

Parameter	Symbol	-17		-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle										
Read Cycle Time	tRC	17		20		25		35		ns
Address Access Time	tAA		17		20		25		35	ns
Output Hold from Address Change	tOH	0		0		0		0		ns
Chip Select Access Time	tACS		17		20		25		35	ns
Output Enable to Output Valid	tOE		9		10		12		25	ns
Chip Select to Output in Low Z	tCLZ	2		2		2		2		ns
Output Enable to Output in Low Z	tOLZ ¹	0		0		0		0		ns
Chip Disable to Output in High Z	tCHZ ¹		8		9		10		10	ns
Output Disable to Output in High Z	tOHZ		8		9		10		10	ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = 0°C to +70°C)

Parameter	Symbol	-17		-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle										
Write Cycle Time	tWC	17		20		25		35		ns
Chip Select to End of Write	tCW	13		13		15		25		ns
Address Valid to End of Write	tAW	13		13		15		25		ns
Data Valid to End of Write	tdw	9		10		11		20		ns
Write Pulse Width	tWP	13		13		15		25		ns
Address Setup Time	tAS	0		0		0		0		ns
Address Hold Time	tAH	0		0		0		0		ns
Output Active from End of Write	tOW ¹	3		3		3		3		ns
Write Enable to Output in High Z	tWHZ ¹		9		11		13		15	ns
Data Hold Time	tDH	0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.



FIG. 2
TIMING WAVEFORM - READ CYCLE




FIG. 3
WRITE CYCLE - \overline{WE} CONTROLLED




FIG. 4
WRITE CYCLE - \overline{CS} CONTROLLED








FIG. 5
PACKAGE DRAWING 72-PIN SIMM



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

FIG. 6
PACKAGE DRAWING 72-PIN ZIP



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W P S 512K32 - XXX X C X

LEAD FINISH:

- T = Tin Edge Connectors
- Blank = Gold Edge Connectors

DEVICE GRADE:

- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- MS=72 pin SIMM
- MZ=72 pin ZIP

ACCESS TIME IN ns

ORGANIZATION, 512Kx32

SRAM

PLASTIC

WHITE MICROELECTRONICS



SRAM SIMMs and ZIPs