



250-mA Ultra Low-Noise LDO Regulator With Error Flag and Discharge Option

DESCRIPTION

The SiP21104 is a 250 mA CMOS LDO (low dropout) voltage regulator. It is the perfect choice for low voltage, low power applications. An ultra low ground current makes this part attractive for battery operated power systems. The SiP21104 also offers ultra low dropout voltage to prolong battery life in portable electronics. Systems requiring a quiet voltage source, such as RF applications, will benefit from the SiP21104's low output noise. The SiP21104 is designed to maintain regulation while delivering 400 mA peak current, making it ideal for systems that have a high surge current upon turn-on.

For better transient response and regulation, an active pull-down circuit is built into the SiP21104 to clamp the output voltage when it rises beyond normal regulation. The SiP21104 automatically discharges the output voltage by connecting the output to ground through a 100 Ω N-channel MOSFET when the device is put in shutdown mode.

The SiP21104 features reverse battery protection to limit reverse current flow to approximately 1 μ A in the event reversed battery is applied at the input, thus preventing damage to the IC.

The SiP21104 is available in a lead (Pb)-free 5-pin MLP22 PowerPAK package and is specified to operate over the industrial temperature range of - 40 °C to 85 °C.


FEATURES

- Ultra low dropout 250 mV at 250 mA load
- Low noise 75 μV_{RMS} (10 Hz to 100 kHz)
- Shutdown control
- 130 µA ground current at 250 mA load
- 2 % guaranteed output voltage accuracy
- 400 mA peak output current capability
- Uses low ESR ceramic capacitors
- Fast start-up (50 μs)
- Fast line and load transient response (≤ 30 μs)
- 1 μA maximum shutdown current
- Output current limit
- · Reverse battery protection
- Built-in short circuit and thermal protection
- Out-of-regulation error flag (POWER_{GOOD})
- · Output, auto-discharge In shutdown mode
- Fixed 1.2 V, 1.8 V, 2.5 V, 2.6 V, 2.8 V, 2.85 V, 3.0 V, 3.3 V, 5.0 V output voltage options
- MLP22-5 PowerPAK[®] package
- Compliant to RoHS directive 2002/95/EC

APPLICATIONS

- · Cellular phones, wireless handsets
- Noise-sensitive electronic systems, laptop and palmtop computers
- PDAs
- Pagers
- · Digital cameras
- MP3 player
- Wireless modem

TYPICAL APPLICATION CIRCUIT



^{*} Pb containing terminations are not RoHS compliant, exemptions may apply .

SiP21104

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS					
Parameter	Limit	Unit			
Input Voltage, V _{IN} to GND		- 6.0 to 6.5			
V _{ERROR} , V _{SD} (See Detailed Description)		- 0.3 to V _{IN}	V		
Output Current, I _{OUT}	Short Circuit Protected	7			
Output Voltage, V _{OUT}	- 0.3 to V _{IN} + 0.3	V			
Package Power Dissipation, (P _d) ^b		1.23	W		
Thermal Resistance $ \frac{(Q_{JA})^a}{R_{(QJC)}^a} $		65	°C/W		
		8	*C/VV		
Maximum Junction Temperature, T _{J(max)}		150	°C		
Storage Temperature, T _{STG}	- 65 to 150				

Notes:

- a. Device mounted with all leads soldered or welded to PC board.
- b. Derate 15.4 mW/°C above $T_A = 70$ °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE					
Parameter	Limit	Unit			
Input Voltage, V _{IN}	2 to 6	V			
Input Voltage, V _{SD}	0 to V _{IN}				
Output Current	0 to 250	mA			
C _{IN} , C _{OUT} ^a (Ceramic) 2.2		μF			
C _{EB} (Ceramic)	0.01	μΓ			
Operating Ambient Temperature, T _A - 40 to 85					
Operating Junction Temperature, T _J	- 40 to 125	°C			

Notes:

a. Maximum ESR of $C_{\mbox{\scriptsize OUT}}\!\!:$ 0.2 $\Omega.$

SPECIFICATIONS								
		Test Conditions Unless Specified $T_A = 25 ^{\circ}\text{C}, V_{\text{IN}} = V_{\text{OUT(nom)}} + 1 \text{V, I}_{\text{OUT}} = 1 \text{mA},$			Limits - 40 °C to 85 °C			
Parameter	Symbol	$C_{IN} = 2.2 \mu\text{F}, C_{OUT} = 2.2 \mu\text{F}, V_{\overline{SD}} = 1.5 \text{V}$		Temp.a	Min.b	Typ.c	Max.b	Unit
Input Voltage Range	V _{IN}			Full	2		6	V
			V _{OUT} ≥ 1 8 V	Room	- 2.0	1	2.0	%
Output Voltage Accuracy		1 mA ≤ I _{OUT} ≤ 250 mA	VOU1 = 1 0 V	Full	- 3.0	1	3.0	
Output Voltage Accuracy		1 III = 1001 = 200 III A	V _{OUT} = 1 2 V, 1.5 V	Room	- 2.5	1	2.5	
			VOUT = 12 v, 1.5 v	Full	- 3.5	1	3.5	
Line Regulation ($V_{OUT} \le 3 V$)		·			- 0.06		0.18	
Line Regulation (3.0 V < V _{OUT} ≤ 3.6 V)	$\Delta V_{OUT} \times 100$ $\Delta V_{IN} \times V_{OUT(nom)}$	From $V_{IN} = V_{OUT(nom)} + 1 V \text{ to } V_{OUT(nom)} + 2 V$		Full	0		0.3	%/V
Line Regulation (5 V Version)		From V _{IN} = 5.5 V to 6 V		Full	0		0.4	
		I _{OUT} = 1 mA		Room		1		
d a		I _{OUT} = 50 mA		Room		45	80	
Dropout Voltage ^{d, g} (V _{OUT(nom)} ≥ 2.6 V)				Full		50	90	
(VOUT(nom) = 2.0 V)		I _{OUT} = 250 mA		Room		250	350	
	V_{IN} - V_{OUT}			Full			415	mV
		I _{OUT} = 50 mA		Room		65	100	
Dropout Voltage ^{d, g}				Full			120	
$(V_{OUT(nom)} < 2.6 \text{ V}, V_{IN} \ge 2 \text{ V})$		I _{OUT} = 250 mA		Room		350	520	
				Full			570	



SPECIFICATIONS								
		Test Conditions Unless Specified Limits						
		$T_A = 25 ^{\circ}\text{C}, V_{IN} = V_{OUT(nom)} + 1 V, I_{OUT} = 1 \text{mA},$				°C to 8		
Parameter Symbol		$C_{IN} = 2 \mu F, C_{OUT} = 2.0 \mu F, V_{\overline{SD}} = 1.5 \text{ V}$		Temp. ^a	Min.b	Typ. ^c	Max.b	Unit
		I _{OUT} = 0 mA		Room		100	150	
Ground Pin Current ^{e, g}				Full			180	
$(V_{OUT(nom)} \le 3 V)$		I _{OUT} = 250 mA		Room		120	200	μΑ
	I_{GND}			Full		110	330	
Ground Pin Current ^{e, g}		I _{OUT} = 0 mA		Room Full		110	170 200	
(V _{OUT(nom)} > 3 V)				Room		150	225	
(*OUT(nom) > 0 *)		I _{OUT} = 250 mA		Full		130	275	
Peak Output current	I _{O(peak)}	$V_{OUT} \ge 0.95 \text{ x } V_{OUT(nom)}.$	t _{DW} = 2 ms	Full	400		2.0	mA
· oan oanpar oanom	О(реак)	$V_{NOM} = 2.6 \text{ V, BW} = 10 \text{ Hz}$						μV(rm
Output Noise Voltage	e _N	0 mA < I _{OUT} < 250 mA, C _{NC}		Room		75		s)
		33.	f = 1 kHz	Room		60		
Ripple Rejection	$\Delta V_{OUT}/\Delta V_{IN}$	I _{OUT} = 250 mA	f = 10 kHz	Room		40		dB
			f = 100 kHz	Room		30		
Dynamic Line Regulation	$\Delta V_{O(line)}$	$V_{IN}: V_{OUT(nom)} + 1 \text{ V to } V_{OUT(nom)} + 2 \text{ V}$ $t_{f}/t_{f} = 2 \mu \text{s, } I_{OUT} = 250 \text{ mA}$		Room		20		mV
Dynamic Load Regulation	$\Delta V_{O(load)}$	I_{OUT} : 1 mA to 250 mA, $t_r/t_f = 2 \mu s$		Room		20		
Thermal Shutdown Junction Temperature	T _{J(S/D)}			Room		150		°C
Thermal Hysteresis	T _{HYST}			Room		20		
Reverse current	I _R	V _{IN} = - 6.0 V		Room		1		μΑ
Short Circuit Current	I _{SC}	V _{OUT} = 0 V		Room		700		mA
Shutdown								
Shutdown Supply Current	I _{CC(off)}	$V_{\overline{SD}} = 0 \text{ V}$		Room		0.1	1	μΑ
		High = Regulator ON	(Risina)	Full	1.5		V _{IN}	
SD Pin Input Voltage	V _{SD}	Low = Regulator OFF	·	Full			0.4	V
Auto Discharge Resistance	R_DIS	9	<u> </u>	Room		100		Ω
SD Pin Input Current ^f	I _{IN(SD)}	$V_{\overline{SD}} = 1.5 \text{ V}, V_{IN} =$	6 V	Room		0.7		μΑ
SD Hysteresis	V _{HYST(SD)}			Full		150		mV
V _{OUT} Turn-On Time	t _{ON}	V _{SD} (See Figure 1), I _{LOAI}	_o = 100 nA			50		μS
ERROR Output	314				<u> </u>			
ERROR High Leakage	I _{OFF}	ERROR ≤ V _{IN} . V _{OUT} in F	Regulation	Full			1	μΑ
ERROR Low Voltage	V _{OL}	I _{SINK} = 0.5 mA		Full			0.4	V
ERROR Voltage Threshold	V _{ERROR}	V_{OUT} Below $V_{OUT(nom)}^g$, $V_{IN} \ge 2$ V V_{OUT} Falling, $I_{OUT} = 1$ mA, $V_{OUT(nom)} \ge 2$ V		Full	- 2	- 4	- 6	
		V _{OUT(nom)} ^g < 2 V, V _{IN} > 2 V		Full		- 4		%
ERROR Voltage Threshold Hysteresis	V _{HYST(ERROR)}	COT(noin) 12 5 111 2 2		Room		1.5		

Notes:

- a. Room = 25 °C, Full = 40 °C to 85 °C.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at V_{OUT} ≥ 2 V are measured at VOUT = 3.3 V, while typical values for dropout voltage at $V_{OUT} < 2 \text{ V}$ are measured at $V_{OUT} = 1.8 \text{ V}$. d. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2 % below the output voltage measured
- with a 1 V differential, provided that $V_{\rm IN}$ does not drop below 2.0 V.
- e. Ground current is specified for normal operation as well as "drop-out" operation.
- f. The device's shutdown pin includes a typical 2 $M\Omega$ internal pull-down resistor connected to ground.
- g. $V_{OUT(nom)}$ is V_{OUT} when measured with a 1 V differential to V_{IN} .

VISHAY.

TIMING WAVEFORMS





Figure 1. Timing Diagram for Power-Up

PIN CONFIGURATION




PIN DESCRIPTION						
Pin Number	Pin Number Name Function					
1	SD	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to V _{IN} if unused				
2	GND	Ground pin. For better thermal capability, directly connected to large ground plane				
3	V_{IN}	Input supply pin. Bypass this pin with a 1 μF ceramic or tantalum capacitor to ground				
4	V_{OUT}	Output voltage. Connect C _{OUT} between this pin and ground.				
5	ERROR	The open drain output is an error flag output which goes low when V _{OUT} drops 4 % below its nominal value.				

ORDERING INFORMATION							
Lead (Pb)-free Part Number	Marking	Voltage	Temperature Range	Package			
SiP21104DLP-12-E3	Y0LL	1.2					
SiP21104DLP-18-E3	E0LL	1.8					
SiP21104DLP-25-E3	E3LL	2.5					
SiP21104DLP-26-E3	E4LL	2.6					
SiP21104DLP-28-E3	E6LL	2.8	- 40 °C to 85 °C	MLP22-5			
SiP21104DLP-285-E3	A7LL	2.85					
SiP21104DLP-30-E3	E9LL	3.0					
SiP21104DLP-33-E3	F0LL	3.3					
SiP21104DLP-50-E3	F3LL	5.0					







TYPICAL CHARACTERISTICS Internally Regulated, 25 °C, unless otherwise noted




Normalized Output Voltage vs. Load Current







Power Supply Rejection



Normalized V_{OUT} vs. Temperature




No Load GND Pin Current vs. Input Voltage




Output Short Circuit Current vs. Temperature

VISHAY


TYPICAL CHARACTERISTICS Internally Regulated, 25 °C, unless otherwise noted




Dropout Voltage vs. Load Current



Dropout Voltage vs. Temperature



V_{IN} - V_{OUT} Transfer Characteristic




Dropout Voltage vs. V_{OUT}






TYPICAL WAVEFORMS




$$\begin{array}{l} V_{OUT} = 3.0 \text{ V} \\ C_{OUT} = 10 \text{ }\mu\text{F} \\ I_{LOAD} = 1 \text{ to } 150 \text{ mA} \\ t_{rise} = 2 \text{ }\mu\text{s} \end{array}$$

Load Transient Response-1




 $\begin{array}{l} V_{INSTEP}=4~to~5~V \\ V_{OUT}=3~V \\ C_{OUT}=1~\mu F \\ C_{IN}=1~\mu F \\ I_{LOAD}=150~mA \\ t_{rise}=5~\mu s \end{array}$

Line Transient Response-1



 $\begin{array}{l} V_{OUT} = 3.0 \text{ V} \\ C_{OUT} = 10 \text{ }\mu\text{F} \\ I_{LOAD} = 150 \text{ to 1 mA} \\ t_{fall} = 2 \text{ }\mu\text{s} \end{array}$

Load Transient Response-2




 $\begin{array}{l} V_{INSTEP}=5~to~4~V\\ V_{OUT}=3~V\\ C_{OUT}=1~\mu F\\ C_{IN}=1~\mu F\\ I_{LOAD}=150~mA\\ t_{fall}=5~\mu s \end{array}$

Line Transient Response-2


VISHAY.

TYPICAL WAVEFORMS




 $V_{IN}=4\ V$ $V_{OUT}=3\ V$ $I_{OUT}=150\ mA$ $C_{NOISE}=0.01\ \mu F$ $BW=10\ Hz\ to\ 100\ kHz$

Output Noise



Noise Spectrum

FUNCTIONAL BLOCK DIAGRAM





DETAILED DESCRIPTION

The SiP21104 is a low-noise, low drop-out and low quiescent current linear voltage regulator, packaged in a small footprint MLP22-5 package. The SiP21104 can supply loads up to 250 mA. As shown in the block diagram, the circuit consists of a bandgap reference error, amplifier, P-channel pass transistor and feedback resistor string. Additional blocks, not shown in the block diagram, include a precise current limiter, reverse battery and current protection and thermal sensor.

Thermal Overload Protection

The thermal overload protection limits the total power dissipation and protects the device from being damaged. When the junction temperature exceeds 150 °C, the device turns the P-Channel pass transistor off.

Reverse Battery Protection

The SiP21104 has a battery reverse protection circuitry that disconnects the internal circuitry when V_{IN} drops below the GND voltage. There is no current drawn in such an event. When the \overline{SD} pin is hardwired to V_{IN} , the user must connect the \overline{SD} pin to V_{IN} via a 100 k Ω resistor if reverse battery protection is desired. Hardwiring the \overline{SD} pin directly to the V_{IN} pin is allowed when reverse battery protection is not desired.

ERROR

ERROR is an open drain output that goes low when V_{OUT} is less than 4 % of its normal value. To obtain a logic level output, connect a pull-up resistor from \overline{ERROR} to V_{OUT} or any other voltage equal to or less than V_{IN} . \overline{ERROR} pin is high impedance (off) when \overline{SD} pin is low.

Auto-Discharge

The SiP21104 V_{OUT} has an internal 100 Ω (typ.) discharge path to ground when the \overline{SD} pin is low.

Stability

The circuit is stable with only a small output capacitor equal to 6 nF/mA (= $1.5~\mu F$ at 250~mA). Since the bandwidth of the error amplifier is around 1-3 MHz and the dominant pole is at

the output node, the capacitor should be capacitive in this range, i.e., for 250 mA load current, an ESR < 0.2 Ω is necessary. Parasitic inductance of about 10 nH can be tolerated.

Safe Operating Area

The ability of the SiP21104 to supply current is ultimately dependent on the junction temperature of the pass device. Junction temperature is in turn dependent on power dissipation in the pass device, the thermal resistance of the package and the circuit board, and the ambient temperature. The power dissipation is defined as

$$P_D = (V_{IN} - V_{OUT}) * I_{OUT}$$
.

Junction temperature is defined as

$$T_{J} = T_{A} + ((P_{D} * (R\theta_{JC} + R\theta_{CA})).$$

To calculate the limits of performance, these equations must be rewritten.

Allowable power dissipation is calculated using the equation

$$P_D = (T_J - T_A) / (R\theta_{JC} + R\theta_{CA})$$

While allowable output current is calculated using the equation

$$I_{OUT} = (T_J - T_A) / (R\theta_{JC} + R\theta_{CA}) * (V_{IN} - V_{OUT}).$$

Ratings of the SiP21104 that must be observed are

$$T_{Jmax}$$
 = 150 °C, T_{Amax} = 85 °C, $(V_{IN}$ - $V_{OUT})_{max}$ = 5.3 V, $R\theta_{JC}$ = 8 °C/W.

The value of $R\theta_{CA}$ is dependent on the PC board used. The value of $R\theta_{CA}$ for the board used in device characterization is approximately 57 °C/W.

Figure 1 shows the performance limits graphically for the SiP21104 mounted on the circuit board used for thermal characterization.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73395.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 18-Jul-08