


**MOTOROLA
SEMICONDUCTOR**
 TECHNICAL DATA

MC54/74HC75
**Dual 2-Bit Transparent Latch
High-Performance Silicon-Gate CMOS**

The MC54/74HC75 is identical in pinout to the LS75. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of two independent 2-bit transparent latches. Each latch stores the input data while Latch Enable is at a logic low. The outputs follow the data inputs when Latch Enable is at a logic high.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 80 FETs or 20 Equivalent Gates


ORDERING INFORMATION

MC74HCXXN	Plastic
MC54HCXXJ	Ceramic
MC74HCXXD	SOIC

$T_A = -55^\circ$ to 125°C for all packages.
Dimensions in Chapter 7.

LOGIC DIAGRAM

PIN ASSIGNMENT

$\overline{D0}_b$	1	•	16	$Q0_a$
$\overline{D0}_b$	2		15	$Q1_a$
$\overline{D1}_b$	3		14	$Q1_b$
\overline{LE}_b	4		13	LE_a
V _{CC}	5		12	GND
$\overline{D0}_b$	6		11	$Q0_b$
$\overline{D1}_b$	7		10	$Q0_b$
$\overline{Q1}_b$	8		9	$Q1_b$

5
FUNCTION TABLE

Inputs		Outputs	
D	Latch Enable	Q	\overline{Q}
L	H	L	H
H	H	H	L
X	L	Q0	$\overline{Q}0$

X=don't care
Q0=latched data

T-46-07-05

MC54/74HC75

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{in}	DC Input Voltage (Referenced to GND)	-1.5 to $V_{CC}+1.5$	V
V_{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC}+0.5$	V
I_{in}	DC Input Current, per Pin	± 20	mA
I_{out}	DC Output Current, per Pin	± 25	mA
I_{CC}	DC Supply Current, V_{CC} and GND Pins	± 50	mA
P_D	Power Dissipation in Still Air, Plastic or Ceramic DIP† or SOIC Package‡	760 500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V_{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V_{in}, V_{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V	
T_A	Operating Temperature, All Package Types	-55	+125	°C	
t_r, t_f	Input Rise and Fall Time (Figure 1)	$V_{CC}=2.0\text{ V}$ $V_{CC}=4.5\text{ V}$ $V_{CC}=6.0\text{ V}$	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V_{CC} V	Guaranteed Limit			Unit
				25°C to -55°C	$\leq 85^\circ\text{C}$	$\leq 125^\circ\text{C}$	
V_{IH}	Minimum High-Level Input Voltage	$V_{out}=0.1\text{ V}$ or $V_{CC}-0.1\text{ V}$ $ I_{out} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V_{IL}	Maximum Low-Level Input Voltage	$V_{out}=0.1\text{ V}$ or $V_{CC}-0.1\text{ V}$ $ I_{out} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	0.2 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V_{OH}	Minimum High-Level Output Voltage	$V_{in}=V_{IH}$ or V_{IL} $ I_{out} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in}=V_{IH}$ or V_{IL} $ I_{out} \leq 4.0\text{ mA}$ $ I_{out} \leq 5.2\text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V_{OL}	Maximum Low-Level Output Voltage	$V_{in}=V_{IH}$ or V_{IL} $ I_{out} \leq 20\text{ }\mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in}=V_{IH}$ or V_{IL} $ I_{out} \leq 4.0\text{ mA}$ $ I_{out} \leq 5.2\text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
I_{in}	Maximum Input Leakage Current	$V_{in}=V_{CC}$ or GND	6.0	± 0.1	± 1.0	± 1.0	μA
I_{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in}=V_{CC}$ or GND $I_{out}=0\text{ }\mu\text{A}$	6.0	4	40	80	μA

NOTE: Information on typical parametric values can be found in Chapter 4.

T-46-07-05

MC54/74HC75

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤ 85°C	≤ 125°C	
$t_{PLH},$ t_{PHL}	Maximum Propagation Delay, D to Q (Figures 1 and 5)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
$t_{PLH},$ t_{PHL}	Maximum Propagation Delay, D to \bar{Q} (Figures 1 and 5)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
$t_{PLH},$ t_{PHL}	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
$t_{PLH},$ t_{PHL}	Maximum Propagation Delay, Latch Enable to \bar{Q} (Figures 2 and 6)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
$t_{TLH},$ t_{TTH}	Maximum Output Transition Time, Any Output (Figures 3 and 6)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C_{in}	Maximum Input Capacitance	—	10	10	10	pF

NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 4.
2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Latch) Used to determine the no-load dynamic power consumption: $P_D = CPD V_{CC}^2 f + I_{CC} V_{CC}$ For load considerations, see Chapter 4.	Typical @ 25°C, $V_{CC} = 5.0 \text{ V}$			pF
		35	35	35	

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			25°C to -55°C	≤ 85°C	≤ 125°C	
t_{SU}	Minimum Setup Time, D to Latch Enable (Figure 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t_h	Minimum Hold Time, Latch Enable to D (Figure 4)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
t_w	Minimum Pulse Width, Latch Enable Input (Figure 4)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t_r, t_f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

T-46-07-05

MC54/74HC75

SWITCHING WAVEFORMS




Figure 1




Figure 2




Figure 3






Figure 4



*Includes all probe and jig capacitance.

Figure 5. Test Circuit

EXPANDED LOGIC DIAGRAM



MOTOROLA HIGH-SPEED CMOS LOGIC DATA