


# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUPUTS


SCBS069G – JULY 1991 – REVISED MAY 1997

- State-of-the-Art **EPIC-II<sup>B</sup>**™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32$ -mA  $I_{OH}$ ,  $64$ -mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

**SN54ABT646A . . . JT OR W PACKAGE**  
**SN74ABT646A . . . DB, DW, NT, OR PW PACKAGE**  
(TOP VIEW)



**SN54ABT646A . . . FK PACKAGE**  
(TOP VIEW)



NC – No internal connection

## description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646A.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT646A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT646A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1997, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT646A, SN74ABT646A  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUPUTS**

SCBS069G – JULY 1991 – REVISED MAY 1997



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

**Figure 1. Bus-Management Functions**

SN54ABT646A, SN74ABT646A  
 OCTAL BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUPUTS


SCBS069G – JULY 1991 – REVISED MAY 1997

FUNCTION TABLE

| INPUTS          |     |        |        |     |     | DATA I/Os      |                | OPERATION OR FUNCTION     |
|-----------------|-----|--------|--------|-----|-----|----------------|----------------|---------------------------|
| $\overline{OE}$ | DIR | CLKAB  | CLKBA  | SAB | SBA | A1–A8          | B1–B8          |                           |
| X               | X   | ↑      | X      | X   | X   | Input          | Unspecified†   | Store A, B unspecified†   |
| X               | X   | X      | ↑      | X   | X   | Unspecified†   | Input          | Store B, A unspecified†   |
| H               | X   | ↑      | ↑      | X   | X   | Input          | Input          | Store A and B data        |
| H               | X   | H or L | H or L | X   | X   | Input disabled | Input disabled | Isolation, hold storage   |
| L               | L   | X      | X      | X   | L   | Output         | Input          | Real-time B data to A bus |
| L               | L   | X      | H or L | X   | H   | Output         | Input          | Stored B data to A bus    |
| L               | H   | X      | X      | L   | X   | Input          | Output         | Real-time A data to B bus |
| L               | H   | H or L | X      | H   | X   | Input          | Output         | Stored A data to B bus    |

† The data-output functions may be enabled or disabled by various signals at  $\overline{OE}$  and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

### logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

**SN54ABT646A, SN74ABT646A  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

SCBS069G – JULY 1991 – REVISED MAY 1997

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

**SN54ABT646A, SN74ABT646A  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUPUTS**

SCBS069G – JULY 1991 – REVISED MAY 1997

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

|                                                                                 |                 |                |
|---------------------------------------------------------------------------------|-----------------|----------------|
| Supply voltage range, $V_{CC}$ .....                                            | –0.5 V to 7 V   |                |
| Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....                | –0.5 V to 7 V   |                |
| Voltage range applied to any output in the high or power-off state, $V_O$ ..... | –0.5 V to 5.5 V |                |
| Current into any output in the low state, $I_O$ : SN54ABT646A .....             | 96 mA           |                |
| SN74ABT646A .....                                                               |                 | 128 mA         |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....                               |                 | –18 mA         |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....                              |                 | –50 mA         |
| Package thermal impedance, $\theta_{JA}$ (see Note 2): DB package .....         | 104°C/W         |                |
| DW package .....                                                                | 81°C/W          |                |
| NT package .....                                                                | 67°C/W          |                |
| PW package .....                                                                | 120°C/W         |                |
| Storage temperature range, $T_{stg}$ .....                                      |                 | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

**recommended operating conditions (see Note 3)**

|                     |                                    | SN54ABT646A |          | SN74ABT646A |          | UNIT |
|---------------------|------------------------------------|-------------|----------|-------------|----------|------|
|                     |                                    | MIN         | MAX      | MIN         | MAX      |      |
| $V_{CC}$            | Supply voltage                     | 4.5         | 5.5      | 4.5         | 5.5      | V    |
| $V_{IH}$            | High-level input voltage           | 2           |          | 2           |          | V    |
| $V_{IL}$            | Low-level input voltage            |             | 0.8      |             | 0.8      | V    |
| $V_I$               | Input voltage                      | 0           | $V_{CC}$ | 0           | $V_{CC}$ | V    |
| $I_{OH}$            | High-level output current          |             | –24      |             | –32      | mA   |
| $I_{OL}$            | Low-level output current           |             | 48       |             | 64       | mA   |
| $\Delta t/\Delta v$ | Input transition rise or fall rate |             | 5        |             | 5        | ns/V |
| $T_A$               | Operating free-air temperature     | –55         | 125      | –40         | 85       | °C   |

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT646A, SN74ABT646A  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUPUTS**

SCBS069G – JULY 1991 – REVISED MAY 1997

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER            | TEST CONDITIONS                                                                   | $T_A = 25^\circ\text{C}$                         |      |       | SN54ABT646A |           | SN74ABT646A |           | UNIT          |               |
|----------------------|-----------------------------------------------------------------------------------|--------------------------------------------------|------|-------|-------------|-----------|-------------|-----------|---------------|---------------|
|                      |                                                                                   | MIN                                              | TYP† | MAX   | MIN         | MAX       | MIN         | MAX       |               |               |
| $V_{IK}$             | $V_{CC} = 4.5 \text{ V}$ , $I_I = -18 \text{ mA}$                                 |                                                  |      | -1.2  |             | -1.2      |             | -1.2      | V             |               |
| $V_{OH}$             | $V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -3 \text{ mA}$                               | 2.5                                              |      |       | 2.5         |           | 2.5         |           | V             |               |
|                      | $V_{CC} = 5 \text{ V}$ , $I_{OH} = -3 \text{ mA}$                                 | 3                                                |      |       | 3           |           | 3           |           |               |               |
|                      | $V_{CC} = 4.5 \text{ V}$                                                          | $I_{OH} = -24 \text{ mA}$                        | 2    |       | 2           |           |             |           |               |               |
|                      |                                                                                   | $I_{OH} = -32 \text{ mA}$                        | 2*   |       |             |           | 2           |           |               |               |
| $V_{OL}$             | $V_{CC} = 4.5 \text{ V}$                                                          | $I_{OL} = 48 \text{ mA}$                         |      | 0.55  |             | 0.55      |             |           | V             |               |
|                      |                                                                                   | $I_{OL} = 64 \text{ mA}$                         |      | 0.55* |             |           |             | 0.55      |               |               |
| $V_{hys}$            |                                                                                   | 100                                              |      |       |             |           |             |           | mV            |               |
| $I_I$                | Control inputs<br>A or B ports                                                    | $V_{CC} = 5.5 \text{ V}$ , $V_I = V_{CC}$ or GND |      |       | $\pm 1$     | $\pm 1$   | $\pm 1$     |           | $\mu\text{A}$ |               |
|                      |                                                                                   |                                                  |      |       | $\pm 100$   | $\pm 100$ | $\pm 100$   |           |               |               |
| $I_{OZH}^{\ddagger}$ | $V_{CC} = 5.5 \text{ V}$ , $V_O = 2.7 \text{ V}$                                  | 10§                                              |      |       | 10§         |           | 10§         |           | $\mu\text{A}$ |               |
| $I_{OZL}^{\ddagger}$ | $V_{CC} = 5.5 \text{ V}$ , $V_O = 0.5 \text{ V}$                                  | -10§                                             |      |       | -10§        |           | -10§        |           | $\mu\text{A}$ |               |
| $I_{off}$            | $V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5 \text{ V}$                                  | $\pm 100$                                        |      |       |             |           |             | $\pm 100$ | $\mu\text{A}$ |               |
| $I_{CEX}$            | $V_{CC} = 5.5 \text{ V}$ ,<br>$V_O = 5.5 \text{ V}$                               | Outputs high                                     |      |       | 50          |           | 50          |           | 50            | $\mu\text{A}$ |
| $I_O^{\ddagger}$     | $V_{CC} = 5.5 \text{ V}$ , $V_O = 2.5 \text{ V}$                                  | -50                                              | -100 | -180  | -50         | -180      | -50         | -180      | mA            |               |
| $I_{CC}$             | $V_{CC} = 5.5 \text{ V}$ ,<br>$I_O = 0$ ,<br>$V_I = V_{CC}$ or GND                | Outputs high                                     |      |       | 250         |           | 250         |           | 250           | $\mu\text{A}$ |
|                      |                                                                                   | Outputs low                                      |      |       | 30          |           | 30          |           | 30            | mA            |
|                      |                                                                                   | Outputs disabled                                 |      |       | 250         |           | 250         |           | 250           | $\mu\text{A}$ |
| $\Delta I_{CC}^{\#}$ | $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V,<br>Other inputs at $V_{CC}$ or GND | 1.5                                              |      |       | 1.5         |           | 1.5         |           | 1.5           | mA            |
| $C_i$                | Control inputs                                                                    | $V_I = 2.5 \text{ V}$ or $0.5 \text{ V}$         |      |       | 7           |           |             |           |               | pF            |
| $C_{io}$             | A or B ports                                                                      | $V_O = 2.5 \text{ V}$ or $0.5 \text{ V}$         |      |       | 12          |           |             |           |               | pF            |

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at  $V_{CC} = 5 \text{ V}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

|             |                                                                            | SN54ABT646A                                          |     |     |     | UNIT |  |
|-------------|----------------------------------------------------------------------------|------------------------------------------------------|-----|-----|-----|------|--|
|             |                                                                            | $V_{CC} = 5 \text{ V}$ ,<br>$T_A = 25^\circ\text{C}$ |     | MIN | MAX |      |  |
|             |                                                                            | MIN                                                  | MAX |     |     |      |  |
| $f_{clock}$ | Clock frequency                                                            | 0                                                    | 125 | 0   | 125 | MHz  |  |
| $t_w$       | Pulse duration, CLK high or low                                            | 4                                                    |     | 4   |     | ns   |  |
| $t_{su}$    | Setup time, A or B before $\text{CLKAB}^\dagger$ or $\text{CLKBA}^\dagger$ | 3                                                    |     | 3.5 |     | ns   |  |
| $t_h$       | Hold time, A or B after $\text{CLKAB}^\dagger$ or $\text{CLKBA}^\dagger$   | 1.5                                                  |     | 1.5 |     | ns   |  |

SN54ABT646A, SN74ABT646A  
 OCTAL BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUPUTS

SCBS069G – JULY 1991 – REVISED MAY 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

|             |                                            |  | SN74ABT646A                                          |     |     | UNIT |     |
|-------------|--------------------------------------------|--|------------------------------------------------------|-----|-----|------|-----|
|             |                                            |  | $V_{CC} = 5 \text{ V}$ ,<br>$T_A = 25^\circ\text{C}$ |     | MIN | MAX  |     |
|             |                                            |  | MIN                                                  | MAX |     |      |     |
| $f_{clock}$ | Clock frequency                            |  | 0                                                    | 125 | 0   | 125  | MHz |
| $t_w$       | Pulse duration, CLK high or low            |  | 4                                                    | 4   |     |      | ns  |
| $t_{su}$    | Setup time, A or B before CLKAB↑ or CLKBA↑ |  | 3                                                    | 3   |     |      | ns  |
| $t_h$       | Hold time, A or B after CLKAB↑ or CLKBA↑   |  | 0                                                    | 0   |     |      | ns  |

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 2)**

| PARAMETER | FROM<br>(INPUT) | TO<br>(OUTPUT) | SN54ABT646A                                          |     |     | UNIT |      |
|-----------|-----------------|----------------|------------------------------------------------------|-----|-----|------|------|
|           |                 |                | $V_{CC} = 5 \text{ V}$ ,<br>$T_A = 25^\circ\text{C}$ |     | MIN | MAX  |      |
|           |                 |                | MIN                                                  | TYP | MAX |      |      |
| $f_{max}$ |                 |                | 125                                                  | 125 |     | MHz  |      |
| $t_{PLH}$ | CLKBA or CLKAB  | A or B         | 2.2                                                  | 4   | 5.1 | 2.2  | 6.7  |
| $t_{PHL}$ |                 |                | 1.7                                                  | 4   | 5.1 | 1.2  | 6.7  |
| $t_{PLH}$ | A or B          | B or A         | 1.5                                                  | 3   | 4.3 | 1.5  | 5    |
| $t_{PHL}$ |                 |                | 1.5                                                  | 3.3 | 4.6 | 1.5  | 5.6  |
| $t_{PLH}$ | SAB or SBA†     | B or A         | 1.5                                                  | 4   | 5.7 | 1.5  | 7.8  |
| $t_{PHL}$ |                 |                | 1.5                                                  | 3.6 | 4.9 | 1.5  | 6.2  |
| $t_{PZH}$ | $\overline{OE}$ | A or B         | 1.5                                                  | 4.3 | 5.3 | 1.5  | 7    |
| $t_{PZL}$ |                 |                | 3                                                    | 5.8 | 8   | 3    | 10.5 |
| $t_{PHZ}$ | $\overline{OE}$ | A or B         | 1.5                                                  | 3.5 | 5.8 | 1    | 7.3  |
| $t_{PLZ}$ |                 |                | 1.5                                                  | 3   | 4   | 1.5  | 5.7  |
| $t_{PZH}$ | DIR             | A or B         | 1.5                                                  | 4.5 | 5.7 | 1.5  | 7.3  |
| $t_{PZL}$ |                 |                | 2.5                                                  | 6.5 | 9   | 2.5  | 11   |
| $t_{PHZ}$ | DIR             | A or B         | 1.5                                                  | 3.8 | 6.5 | 1    | 9    |
| $t_{PLZ}$ |                 |                | 1.5                                                  | 3.8 | 4.7 | 1.2  | 6.7  |

† These parameters are measured with the internal output state of the storage register opposite that of the bus input.

**SN54ABT646A, SN74ABT646A  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUPUTS**

SCBS069G – JULY 1991 – REVISED MAY 1997

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 2)**


| PARAMETER | FROM<br>(INPUT) | TO<br>(OUTPUT) | SN74ABT646A                                         |     |     | UNIT |     |
|-----------|-----------------|----------------|-----------------------------------------------------|-----|-----|------|-----|
|           |                 |                | $V_{CC} = 5 \text{ V},$<br>$T_A = 25^\circ\text{C}$ |     |     |      |     |
|           |                 |                | MIN                                                 | TYP | MAX |      |     |
| $f_{max}$ |                 |                | 125                                                 |     | 125 | MHz  |     |
| $t_{PLH}$ | CLKBA or CLKAB  | A or B         | 2.2                                                 | 4   | 5.1 | 2.2  | 5.6 |
| $t_{PHL}$ |                 |                | 1.7                                                 | 4   | 5.1 | 1.7  | 5.6 |
| $t_{PLH}$ | A or B          | B or A         | 1.5                                                 | 3   | 4.3 | 1.5  | 4.8 |
| $t_{PHL}$ |                 |                | 1.5                                                 | 3.3 | 4.6 | 1.5  | 5.4 |
| $t_{PLH}$ | SAB or SBA†     | B or A         | 1.5                                                 | 4   | 5.1 | 1.5  | 6.5 |
| $t_{PHL}$ |                 |                | 1.5                                                 | 3.6 | 4.9 | 1.5  | 5.9 |
| $t_{PZH}$ | $\overline{OE}$ | A or B         | 1.5                                                 | 4.3 | 5.3 | 1.5  | 6.3 |
| $t_{PZL}$ |                 |                | 3                                                   | 5.8 | 7.4 | 3    | 8.8 |
| $t_{PHZ}$ | $\overline{OE}$ | A or B         | 1.5                                                 | 3.5 | 4.5 | 1.5  | 5   |
| $t_{PLZ}$ |                 |                | 1.5                                                 | 3   | 4   | 1.5  | 4.5 |
| $t_{PZH}$ | DIR             | A or B         | 1.5                                                 | 4.5 | 5.7 | 1.5  | 6.7 |
| $t_{PZL}$ |                 |                | 2.5                                                 | 6.5 | 9   | 2.5  | 9.5 |
| $t_{PHZ}$ | DIR             | A or B         | 1.5                                                 | 3.8 | 5   | 1.5  | 5.7 |
| $t_{PLZ}$ |                 |                | 1.5                                                 | 3.8 | 4.7 | 1.5  | 6   |

† These parameters are measured with the internal output state of the storage register opposite that of the bus input.







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## PARAMETER MEASUREMENT INFORMATION



| TEST      | S1   |
|-----------|------|
| tPLH/tPHL | Open |
| tPLZ/tPZL | 7 V  |
| tPHZ/tPZH | Open |

LOAD CIRCUIT



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.

**Figure 2. Load Circuit and Voltage Waveforms**

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#)  
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN54ABT646A, Octal Bus Transceivers And Registers With 3-State Outputs

DEVICE STATUS: ACTIVE

| PARAMETER NAME    | SN54ABT646A | SN74ABT646A |
|-------------------|-------------|-------------|
| Voltage Nodes (V) | 5           | 5           |
| Vcc range (V)     | 4.5 to 5.5  | 4.5 to 5.5  |
| Input Level       | TTL         | TTL         |
| Output Level      | TTL         | TTL         |
| No. of Outputs    | 8           | 8           |
| Static Current    |             | 15.12       |

### FEATURES

[Back to Top](#)

- State-of-the-Art **EPIC-II B™** BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200 \text{ pF}$ ,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

EPIC-IIB is a trademark of Texas Instruments Incorporated.

### DESCRIPTION

[Back to Top](#)

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646A.

Output-enable (OE\ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when OE\ is low. In the isolation mode (OE\ high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, OE\ should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT646A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT646A is characterized for operation from -40°C to 85°C.

### TECHNICAL DOCUMENTS

[Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

**DATASHEET**[▲ Back to Top](#)Full datasheet in Acrobat PDF: [sn54abt646a.pdf](#) (155 KB, Rev.G) (Updated: 05/01/1997)**APPLICATION NOTES**[▲ Back to Top](#)View Application Notes for [Digital Logic](#)

- [Advanced BiCMOS Technology \(ABT\) Logic Characterization Information \(Rev. B\) \(SCBA008B - Updated: 06/01/1997\)](#)
- [Advanced BiCMOS Technology \(ABT\) Logic Enables Optimal System Design \(Rev. A\) \(SCBA001A - Updated: 03/01/1997\)](#)
- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\) \(SCBA012A - Updated: 08/01/1997\)](#)
- [Designing With Logic \(Rev. C\) \(SDYA009C - Updated: 06/01/1997\)](#)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits \(SZZA026 - Updated: 06/20/2001\)](#)
- [Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices \(Rev. A\) \(SCBA006A - Updated: 12/01/1996\)](#)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\) \(SCBA004C - Updated: 02/01/1998\)](#)
- [Input and Output Characteristics of Digital Integrated Circuits \(SDYA010 - Updated: 10/01/1996\)](#)
- [Live Insertion \(SDYA012 - Updated: 10/01/1996\)](#)
- [Power-Up 3-State \(PUS\) Circuits in TI Standard Logic Devices \(SZZA033 - Updated: 05/10/2002\)](#)
- [Quad Flatpack No-Lead Logic Packages \(Rev. C\) \(SCBA017C - Updated: 11/22/2002\)](#)
- [TI IBIS File Creation, Validation, and Distribution Processes \(SZZA034 - Updated: 08/29/2002\)](#)
- [Understanding Advanced Bus-Interface Products Design Guide \(SCAA029, 253 KB - Updated: 05/01/1996\)](#)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\) \(SZZA036A - Updated: 02/27/2003\)](#)

**MORE LITERATURE**[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure \(SGZB004, 387 KB - Updated: 08/19/2002\)](#)
- [Logic Reference Guide \(SCYB004, 1032 KB - Updated: 10/23/2001\)](#)
- [MicroStar Junior BGA Design Summary \(SCET004, 167 KB - Updated: 07/28/2000\)](#)
- [Military Brief \(SGYN138, 803 KB - Updated: 10/10/2000\)](#)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\) \(SDYZ001A, 138 KB - Updated: 07/01/1996\)](#)
- [Palladium Lead Finish User's Manual \(SDYV001, 2041 KB - Updated: 11/01/1996\)](#)
- [QML Class V Space Products Military Brief \(Rev. A\) \(SGZN001A, 257 KB - Updated: 10/07/2002\)](#)

**USER GUIDES**[▲ Back to Top](#)

- [LOGIC Pocket Data Book \(SCYD013, 4837 KB - Updated: 12/05/2002\)](#)

**PRICING/AVAILABILITY/PKG**[▲ Back to Top](#)**DEVICE INFORMATION**  
Updated Daily

| ORDERABLE DEVICE | STATUS | PACKAGE TYPE   PINS | TEMP (°C)  | DSCC NUMBER     | PRODUCT CONTENT               | BUDGETARY PRICING QTY   SUS | STD PACK QTY |
|------------------|--------|---------------------|------------|-----------------|-------------------------------|-----------------------------|--------------|
| 5962-9457702Q3A  | ACTIVE | LCCC (FK)   28      | -55 TO 125 |                 | <a href="#">View Contents</a> | 1KU   12.04                 | 1            |
|                  |        |                     |            |                 |                               |                             |              |
| 5962-9457702QKA  | ACTIVE | CFP (W)   24        | -55 TO 125 |                 | <a href="#">View Contents</a> | 1KU   12.04                 | 1            |
|                  |        |                     |            |                 |                               |                             |              |
| 5962-9457702QIA  | ACTIVE | CDIP (JT)   24      | -55 TO 125 |                 | <a href="#">View Contents</a> | 1KU   8.58                  | 1            |
|                  |        |                     |            |                 |                               |                             |              |
| SNJ54ABT646AFK   | ACTIVE | LCCC (FK)   28      | -55 TO 125 | 5962-9457702Q3A | <a href="#">View Contents</a> | 1KU   12.04                 | 1            |

**TI INVENTORY STATUS**  
As Of 09:00 AM GMT, 17 Apr 2003

| IN STOCK | IN PROGRESS QTY   DATE | LEAD TIME |
|----------|------------------------|-----------|
| 104*     | 3556   20 May          | 8 WKS     |
|          | >10k   27 May          |           |
| 11*      | >10k   20 May          | 8 WKS     |
| 294*     | 32   12 May            | 8 WKS     |
|          | >10k   20 May          |           |
| 43*      | 35   21 Apr            | 8 WKS     |

**REPORTED DISTRIBUTOR INVENTORY**  
As Of 09:00 AM GMT, 17 Apr 2003

| DISTRIBUTOR COMPANY   REGION                       | IN STOCK | PURCHASE                |
|----------------------------------------------------|----------|-------------------------|
| Avnet   Americas                                   | 10       | <a href="#">BUY NOW</a> |
|                                                    |          |                         |
| None Reported<br><a href="#">View Distributors</a> |          |                         |
| Avnet   Americas                                   | 141      | <a href="#">BUY NOW</a> |
|                                                    |          |                         |
| None Reported<br><a href="#">View Distributors</a> |          |                         |

|                |        |                               |    |            |                     |                               |             |   |               |               |       |
|----------------|--------|-------------------------------|----|------------|---------------------|-------------------------------|-------------|---|---------------|---------------|-------|
|                |        |                               |    |            |                     |                               |             |   |               |               |       |
|                |        |                               |    |            |                     |                               |             |   |               |               |       |
| SNJ54ABT646AJT | ACTIVE | <a href="#">CDIP<br/>(JT)</a> | 24 | -55 TO 125 | 5962-<br>9457702QLA | <a href="#">View Contents</a> | 1KU   8.58  | 1 | 3491   20 May |               |       |
| SNJ54ABT646AW  | ACTIVE | <a href="#">CFP<br/>(W)</a>   | 24 | -55 TO 125 | 5962-<br>9457702QKA | <a href="#">View Contents</a> | 1KU   12.04 | 1 | >10k   27 May |               |       |
|                |        |                               |    |            |                     |                               |             |   | 1762*         | >10k   20 May | 8 WKS |
|                |        |                               |    |            |                     |                               |             |   | 222*          | 219   21 Apr  | 8 WKS |
|                |        |                               |    |            |                     |                               |             |   | >10k   20 May |               |       |

Table Data Updated on: 4/17/2003

[Products](#) | [Applications](#) | [Support](#) | [my.TI](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

None Reported  
[View Distributors](#)

None Reported  
[View Distributors](#)

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74ABT646A, Octal Bus Transceivers And Registers With 3-State Outputs

DEVICE STATUS: ACTIVE

| PARAMETER NAME    | SN54ABT646A | SN74ABT646A |
|-------------------|-------------|-------------|
| Voltage Nodes (V) | 5           | 5           |
| Vcc range (V)     | 4.5 to 5.5  | 4.5 to 5.5  |
| Input Level       | TTL         | TTL         |
| Output Level      | TTL         | TTL         |
| No. of Outputs    | 8           | 8           |
| Static Current    |             | 15.12       |

### FEATURES

[▲ Back to Top](#)

- State-of-the-Art **EPIC-II B™** BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200 \text{ pF}$ ,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

EPIC-IIB is a trademark of Texas Instruments Incorporated.

### DESCRIPTION

[▲ Back to Top](#)

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646A.

Output-enable (OE\ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when OE\ is low. In the isolation mode (OE\ high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, OE\ should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT646A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT646A is characterized for operation from -40°C to 85°C.

### TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

**DATASHEET**[▲ Back to Top](#)Full datasheet in Acrobat PDF: [sn74abt646a.pdf](#) (155 KB, Rev.G) (Updated: 05/01/1997)**APPLICATION NOTES**[▲ Back to Top](#)View Application Notes for [Digital Logic](#)

- [Advanced BiCMOS Technology \(ABT\) Logic Characterization Information \(Rev. B\)](#) (SCBA008B - Updated: 06/01/1997)
- [Advanced BiCMOS Technology \(ABT\) Logic Enables Optimal System Design \(Rev. A\)](#) (SCBA001A - Updated: 03/01/1997)
- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\)](#) (SCBA012A - Updated: 08/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices \(Rev. A\)](#) (SCBA006A - Updated: 12/01/1996)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Power-Up 3-State \(PUS\) Circuits in TI Standard Logic Devices](#) (SZZA033 - Updated: 05/10/2002)
- [Quad Flatpack No-Lead Logic Packages \(Rev. C\)](#) (SCBA017C - Updated: 11/22/2002)
- [TI IBIS File Creation, Validation, and Distribution Processes](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding Advanced Bus-Interface Products Design Guide](#) (SCAA029, 253 KB - Updated: 05/01/1996)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

**MORE LITERATURE**[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

**USER GUIDES**[▲ Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)

**SAMPLES**[▲ Back to Top](#)

| ORDERABLE DEVICE | PACKAGE INDUSTRY (TI)       | PINS | TEMP (°C) | STATUS | PRODUCT CONTENT                      | SAMPLES                         |
|------------------|-----------------------------|------|-----------|--------|--------------------------------------|---------------------------------|
| SN74ABT646ADBR   | <a href="#">SSOP (DB)</a>   | 24   | -40 TO 85 | ACTIVE | <a href="#">View Product Content</a> | <a href="#">Request Samples</a> |
| SN74ABT646ADGVR  | <a href="#">TVSOP (DGV)</a> | 24   | -40 TO 85 | ACTIVE | <a href="#">View Product Content</a> | <a href="#">Request Samples</a> |
| SN74ABT646ADW    | <a href="#">SOIC (DW)</a>   | 24   | -40 TO 85 | ACTIVE | <a href="#">View Product Content</a> | <a href="#">Request Samples</a> |
| SN74ABT646ADWR   | <a href="#">SOIC (DW)</a>   | 24   | -40 TO 85 | ACTIVE | <a href="#">View Product Content</a> | <a href="#">Request Samples</a> |
| SN74ABT646ANT    | <a href="#">PDIP (NT)</a>   | 24   | -40 TO 85 | ACTIVE | <a href="#">View Product Content</a> | <a href="#">Request Samples</a> |

**PRICING/AVAILABILITY/PKG**[▲ Back to Top](#)

**DEVICE INFORMATION**

Updated Daily

| <u>ORDERABLE DEVICE</u> | <u>STATUS</u> | <u>PACKAGE TYPE   PINS</u> | <u>TEMP (°C)</u> | <u>PRODUCT CONTENT</u>        | <u>BUDGETARY PRICING QTY   \$US</u> | <u>STD PACK QTY</u> |
|-------------------------|---------------|----------------------------|------------------|-------------------------------|-------------------------------------|---------------------|
| SN74ABT646ADBLE         | OBsolete      | SSOP (DB)   24             | -40 TO 85        | <a href="#">View Contents</a> | 1KU                                 |                     |
| SN74ABT646ADBR          | ACTIVE        | SSOP (DB)   24             | -40 TO 85        | <a href="#">View Contents</a> | 1KU   1.21                          | 2000                |
| SN74ABT646ADGVR         | ACTIVE        | TVSOP (DGV)   24           | -40 TO 85        | <a href="#">View Contents</a> | 1KU   1.21                          | 2000                |
| SN74ABT646ADW           | ACTIVE        | SOIC (DW)   24             | -40 TO 85        | <a href="#">View Contents</a> | 1KU   1.21                          | 25                  |
| SN74ABT646ADWR          | ACTIVE        | SOIC (DW)   24             | -40 TO 85        | <a href="#">View Contents</a> | 1KU   1.21                          | 2000                |
| SN74ABT646ANSR          | ACTIVE        | SOP (NS)   24              |                  | <a href="#">View Contents</a> | 1KU   3.78                          | 2000                |
| SN74ABT646ANT           | ACTIVE        | PDIP (NT)   24             | -40 TO 85        | <a href="#">View Contents</a> | 1KU   1.21                          | 15                  |
| SN74ABT646APW           | ACTIVE        | TSSOP (PW)   24            | -40 TO 85        | <a href="#">View Contents</a> | 1KU   2.38                          | 60                  |
| SN74ABT646APWLE         | OBsolete      | TSSOP (PW)   24            | -40 TO 85        | <a href="#">View Contents</a> | 1KU                                 |                     |
| SN74ABT646APWR          | ACTIVE        | TSSOP (PW)   24            | -40 TO 85        | <a href="#">View Contents</a> | 1KU   1.21                          | 2000                |

**TI INVENTORY STATUS**

As Of 09:00 AM GMT, 17 Apr 2003

| <u>IN STOCK</u> | <u>IN PROGRESS QTY   DATE</u> | <u>LEAD TIME</u>       |
|-----------------|-------------------------------|------------------------|
| 0*              |                               | <a href="#">Call**</a> |
| 0*              | 896   23 Apr                  | 4 WKS                  |
|                 | 2000   25 Apr                 |                        |
|                 | >10k   12 May                 |                        |
| 0*              | 3606   01 May                 | 4 WKS                  |
|                 | >10k   08 May                 |                        |
| 0*              | >10k   30 Apr                 | 4 WKS                  |
|                 |                               |                        |
| >10k*           | >10k   08 May                 | 2 WKS                  |
|                 |                               |                        |
| 0*              | 3797   05 May                 | 4 WKS                  |
|                 | >10k   12 May                 |                        |
| 0*              | 10   23 Apr                   | 4 WKS                  |
|                 | 2730   30 Apr                 |                        |
|                 | 3733   02 May                 |                        |
|                 | >10k   12 May                 |                        |
| 0*              | 8580   16 Apr                 | 4 WKS                  |
|                 | 53   21 Apr                   |                        |
|                 | 3847   01 May                 |                        |
| 0*              |                               | <a href="#">Call**</a> |
| 2000*           | 259   21 Apr                  | 4 WKS                  |
|                 | >10k   08 May                 |                        |

**REPORTED DISTRIBUTOR INVENTORY**

As Of 09:00 AM GMT, 17 Apr 2003

| <u>DISTRIBUTOR COMPANY   REGION</u>                | <u>IN STOCK</u> | <u>PURCHASE</u>         |
|----------------------------------------------------|-----------------|-------------------------|
| None Reported<br><a href="#">View Distributors</a> |                 |                         |
| DigiKey   Americas                                 | >1k             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
|                                                    |                 |                         |
| DigiKey   Americas                                 | >1k             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| Avnet   Americas                                   | >1k             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| DigiKey   Americas                                 | >1k             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| Arrow   Americas                                   | 180             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| Avnet   Americas                                   | >1k             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| DigiKey   Americas                                 | >1k             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| None Reported<br><a href="#">View Distributors</a> |                 |                         |
|                                                    |                 |                         |
| DigiKey   Americas                                 | 794             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| Arrow   Americas                                   | 14              | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| Arrow   Americas                                   | 119             | <a href="#">BUY NOW</a> |
|                                                    |                 |                         |
| None Reported<br><a href="#">View Distributors</a> |                 |                         |
|                                                    |                 |                         |
| None Reported<br><a href="#">View Distributors</a> |                 |                         |

---

[Products](#) | [Applications](#) | [Support](#) | [my.TI](#)



TEXAS INSTRUMENTS

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)