

KM62256D Family

PRELIMINARY CMOS SRAM

32Kx8 bit Low Power CMOS Static RAM

FEATURES

- Process Technology : 0.4 μ m CMOS
- Organization : 32Kx8
- Power Supply Voltage : Single 5V \pm 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
28-DIP, 28-SOP, 28-TSOP I -Forward/Reverse

GENERAL DESCRIPTION



The KM62256D family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY


Product Family	Operating Temperature.	Speed (ns)	PKG Type	Power Dissipation	
				Standby (I _{SB1} , Max)	Operating (I _{CC2})
KM62256DL KM62256DL-L	Commercial (0~70 $^{\circ}$ C)	45*/55/70ns	28-DIP, 28-SOP 28-TSOP(I) R/F	50 μ A 10 μ A	70mA
KM62256DLI KM62256DLI-L	Industrial (-40~85 $^{\circ}$ C)	70/100ns	28-SOP 28-TSOP(I) R/F	50 μ A 15 μ A	

* The parameter is measured with 30pF test load.

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Function
A0~A14	Address Inputs
WE	Write Enable Input
CS	Chip Select Input
OE	Output Enable Input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(5V)
Vss	Ground

KM62256D Family

PRELIMINARY CMOS SRAM


PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Product (0~70**)		Industrial Temp Products (-40~85**)	
Part Name	Function	Part Name	Function
KM62256DLP-4	28-DIP, 45ns, L-pwr	KM62256DLGI-7	28-SOP, 70ns, L-pwr
KM62256DLP-4L	28-DIP, 45ns, LL-pwr	KM62256DLGI-7L	28-SOP, 70ns, LL-pwr
KM62256DLP-5	28-DIP, 55ns, L-pwr	KM62256DLGI-10	28-SOP, 100ns, L-pwr
KM62256DLP-5L	28-DIP, 55ns, LL-pwr	KM62256DLGI-10L	28-SOP, 100ns, LL-pwr
KM62256DLP-7	28-DIP, 70ns, L-pwr	KM62256DLTGI-7	28-TSOP F, 70ns, L-pwr
KM62256DLP-7L	28-DIP, 70ns, LL-pwr	KM62256DLTGI-7L	28-TSOP F, 70ns, LL-pwr
KM62256DLG-4	28-SOP, 45ns, L-pwr	KM62256DLTGI-10	28-TSOP F, 100ns, L-pwr
KM62256DLG-4L	28-SOP, 45ns, LL-pwr	KM62256DLTGI-10L	28-TSOP F, 100ns, LL-pwr
KM62256DLG-5	28-SOP, 50ns, L-pwr	KM62256DLRGI-7	28-TSOP R, 70ns, L-pwr
KM62256DLG-5L	28-SOP, 50ns, LL-pwr	KM62256DLRGI-7L	28-TSOP R, 70ns, LL-pwr
KM62256DLG-7	28-SOP, 70ns, L-pwr	KM62256DLRGI-10	28-TSOP R, 100ns, L-pwr
KM62256DLG-7L	28-SOP, 70ns, LL-pwr	KM62256DLRGI-10L	28-TSOP R, 100ns, LL-pwr
KM62256DLTG-4	28-TSOP F, 45ns, L-pwr		
KM62256DLTG-4L	28-TSOP F, 45ns, LL-pwr		
KM62256DLTG-5	28-TSOP F, 55ns, L-pwr		
KM62256DLTG-5L	28-TSOP F, 55ns, LL-pwr		
KM62256DLTG-7	28-TSOP F, 70ns, L-pwr		
KM62256DLTG-7L	28-TSOP F, 70ns, LL-pwr		
KM62256DLRG-4	28-TSOP R, 45ns, L-pwr		
KM62256DLRG-4L	28-TSOP R, 45ns, LL-pwr		
KM62256DLRG-5	28-TSOP R, 55ns, L-pwr		
KM62256DLRG-5L	28-TSOP R, 55ns, LL-pwr		
KM62256DLRG-7	28-TSOP R, 70ns, L-pwr		
KM62256DLRG-7L	28-TSOP R, 70ns, LL-pwr		

ORDERING INFORMATION

KM6 2 X 256 D X X X - XX X



- L-Low Low Power, Blank-Low Power or High Power
- Access Time : 4=45ns, 5=55ns, 7=70ns, 10=100ns
- Operating temperature : Blank=Commercial, I=Industrial
- Package Type:P=DIP,G=SOP, TG=TSOP Forward, RG=TSOP Reverse
- L-Low Power or Low Low Power, Blank-High Power
- Die Version : C=5'th generation
- Density : 256=256K bit
- Blank=5V, V=3.0~3.6V, U=2.7~3.3V
- Organization : 2= x8
- SEC Standard SRAM

KM62256D Family

**PRELIMINARY
CMOS SRAM**

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5	V	-
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to 7.0	V	-
Power Dissipation	P _D	1.0	W	-
Storage temperature	T _{STG}	-65 to 150	°C	-
Operating Temperature	T _A	0 to 70	°C	KM62256DL/L-L
		-40 to 85	°C	KM62256DLI/LI-L
Soldering temperature and time	T _{SDR}	260°C, 10sec (Lead Only)	-	-

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.5V	V
Input low voltage	V _{IL}	-0.5***	-	0.8	V

* 1) Commercial Product : T_A=0 to 70°C, unless otherwise specified

2) Industrial Product : T_A=-40 to 85°C, unless otherwise specified

** T_A=25°C

*** V_{IL}(min)=-3.0V for 50ns pulse width

CAPACITANCE* (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

* Capacitance is sampled not 100% tested

KM62256D Family

PRELIMINARY CMOS SRAM

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA	
Output leakage current	I _{LO}	$\overline{CS}_1=V_{IH}$ or $CS_2=V_{IL}$ or $\overline{WE}=V_{IL}$, V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA	
Operating power supply current	I _{CC}	$\overline{CS}_1=V_{IL}$, $CS_2=V_{IH}$, V _{IN} =V _{IH} or V _{IL} , I _{IO} =0mA	Read	-	7	10	mA
			Write	-	-	25	
Average operating current	I _{CC1}	1•• Cycle 100% duty, I _{IO} =0mA $\overline{CS}_1=0.2V$, $CS_2=V_{CC}-0.2V$	Read	-	5	10	mA
			Write	-	-	25	
	I _{CC2}	$\overline{CS}_1=V_{IL}$, $CS_2=V_{IH}$ /Min cycle, 100% duty I _{IO} =0mA	-	-	70	mA	
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)	I _{SB}	$\overline{CS}_1=V_{IH}$, $CS_2=V_{IH}$	-	-	1	mA	
Standby Current (CMOS)	KM62256DL KM62256DL-L	I _{SB1} $\overline{CS}_1=V_{CC}-0.2V$ $CS_2=V_{CC}-0.2V$ or $CS_2=0.2V$ Other Inputs=0~V _{CC}	Low Power	-	2	50	μA
	Low Low Power		-	1	10		
	KM62256DLI KM62256DLI-L		Low Power	-	-	50	μA
Low Low Power	-	-	15				

* 1) Commercial Product : T_A=0 to 70••, unless otherwise specified


2) Industrial Product : T_A=-40 to 85••, unless otherwise specified

** T_A=25••

A.C CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rising & falling time	5ns	-
input and output reference voltage	1.5V	-
Output load (See right)	C _L =100pF+1TTL	-
	**C _L =30pF+1TTL	-



* Including scope and jig capacitance

* See DC Operating conditions
** Test load for 45ns commercial products

SAMSUNG

ELECTRONICS

Revision 0.1
April 1997

7964142 0036402 738

KM62256D Family

PRELIMINARY CMOS SRAM

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM62256DL/L-L	0~70**	5V ** 10%	45*/55/70ns	Commercial
KM62256DLI/LI-L	-40~85**	5V ** 10%	70/100ns	Industrial

* The parameter is measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins								Units
			45ns*		55ns		70ns		100ns		
			Min	Max	Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	45	-	55	-	70	-	100	-	ns
	Address access time	t _{AA}	-	45	-	55	-	70	-	100	ns
	Chip select to output	t _{CO}	-	45	-	55	-	70	-	100	ns
	Output enable to valid output	t _{OE}	-	25	-	25	-	35	-	50	ns
	Chip select to low-Z output	t _{LZ}	10	-	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	0	20	0	30	0	35	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	20	0	30	0	35	ns
	Output hold from address change	t _{OH}	5	-	5	-	5	-	5	-	ns
Write	Write cycle time	t _{WC}	45	-	55	-	70	-	100	-	ns
	Chip select to end of write	t _{CW}	45	-	45	-	60	-	80	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	45	-	60	-	80	-	ns
	Write pulse width	t _{WP}	40	-	40	-	50	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	20	0	25	0	35	ns
	Data to write time overlap	t _{DW}	25	-	25	-	30	-	50	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	0	-	ns
End write to output low-Z	t _{OW}	5	-	5	-	5	-	10	-	ns	

* The parameter is measured with 30pF test load

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit
Vcc for data retention	VDR	$\overline{CS} \bullet \bullet V_{CC} - 0.2V$	2.0	-	5.5	V
Data retention current	IDR	$V_{CC} = 3.0V$ $\overline{CS} \bullet \bullet V_{CC} - 0.2V$	L-Ver	1	30	**
			LL-Ver	0.5	10	
Data retention set-up time	tSDR	See data retention waveform	L-Ver	-	30	ms
			LL-Ver	-	15	
Recovery time	tRDR		5	-	-	


* 1) Commercial Product : Ta=0 to 70 **, unless otherwise specified

2) Industrial Product : Ta=-40 to 85 **, unless otherwise specified

** Ta=25**

DATA RETENTION WAVE FORM

1) \overline{CS} Controlled




FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Current Mode
H	X	X	Power Down	High-Z	ISB ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	Dout	Icc
L	L	X	Write	Din	Icc


* X means don't care

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) Address Controlled
($\overline{CS}=\overline{OE}=V_{IL}, \overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE (2) $\overline{WE}=V_{IH}$




NOTES (READ CYCLE)

1. t_{hz} and t_{ohz} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{hz}(\max.)$ is less than $t_{lz}(\min.)$ both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE(1) \overline{WE} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) \overline{CS} Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap (t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low : A write end at the earliest transition among \overline{CS} going high and \overline{WE} going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.


KM62256D Family

PRELIMINARY CMOS SRAM


PACKAGE DIMENSIONS

Units : Millimeters(Inches)

28 PIN DUAL INLINE PACKAGE(600mil)



28 PIN PLASTIC SMALL OUTLINE PACKAGE(450mil)




KM62256D Family

PRELIMINARY CMOS SRAM


PACKAGE DIMENSIONS

Units : Millimeters(Inches)

28 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)



28 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4R)



SAMSUNG

ELECTRONICS

Revision 0.1
April 1997

7964142 0036408 156

10