LMP7731 2.9 nV/sqrt(Hz) Low Noise, Precision, RRIO Amplifier



Literature Number: SNOSAT6D

# 2.9 nV/sqrt(Hz) Low Noise, Precision, RRIO Amplifier

#### **General Description**

The LMP7731 is a single, low noise, rail-to-rail input and output, low voltage amplifier. The LMP7731 is part of the LMP® precision amplifier family and is ideal for precision and low noise applications with low voltage requirements.

This operational amplifier offers low voltage noise of 2.9 nV/  $\sqrt{\text{Hz}}$  with a 1/f corner of only 3 Hz. The LMP7731 has bipolar input stages with a bias current of only 1.5 nA. This low input bias current, complemented by the very low level of voltage noise, makes the LMP7731 an excellent choice for photometry applications.

The LMP7731 provides a wide GBW of 22 MHz while consuming only 2 mA of current. This high gain bandwidth along with the high open loop gain of 130 dB enables accurate signal conditioning in applications with high closed loop gain requirements.

The LMP7731 has a supply voltage range of 1.8V to 5.5V, making it an ideal choice for battery operated portable applications.

The LMP7731 is offered in the space saving 5-Pin SOT-23 and 8-Pin SOIC packages.

## **Typical Performance Characteristics**

## **Features**

(Typical values,	$T_A$	= 25°C,	Vs	= 5V)
------------------	-------	---------	----	-------

Input voltage noise	
f = 3 Hz	3.3 nV/√Hz
f = 1 kHz	2.9 nV/√Hz
CMRR	130 dB
Open loop gain	130 dB
GBW	22 MHz
Slew rate	2.4 V/µs
THD @ f = 10 kHz, $A_V = +1$ , $R_L = 2 k\Omega$	0.001%
Supply current per channel	2.2 mA
Supply voltage range	1.8V to 5.5V
Operating temperature range	–40°C to 125°C
Input bias current	±1.5 nA

■ RRIO

#### **Applications**

- Gas analysis instruments
- Photometric instrumentation
- Medical instrumentation



#### 20175261

Input Current Noise vs. Frequency



20175262

LMP® is a registered trademark of National Semiconductor Corporation.

/OLTAGE NOISE (nV/√Hz)

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	
Inputs pins only	2000V
All other pins	2000V
Machine Model	200V
Charge Device Model	1000V
V <sub>IN</sub> Differential	±2V
Supply Voltage ( $V_S = V^+ - V^-$ )	6.0V

Storage Temperature Range	–65°C to 150°C
Junction Temperature (Note 3)	+150°C max
Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C

### Operating Ratings (Note 1)

Temperature Range	–40°C to 125°C
Supply Voltage ( $V_S = V^+ - V^-$ )	1.8V to 5.5V
Package Thermal Resistance ( $\theta_{JA}$ )	
5-Pin SOT-23	265°C/W
8-Pin SOIC	190°C/W

## 2.5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
N	Input Offset Voltage	V <sub>CM</sub> = 2.0V		±9	±500 <b>±600</b>	.,	
VOS	(Note 7)	$V_{CM} = 0.5V$		±9	±500 <b>±600</b>	μν	
TOV		$V_{CM} = 2.0V$		±0.5	±5.5		
10V <sub>OS</sub>	Input Onset Voltage Temperature Drift	$V_{CM} = 0.5V$		±0.2	±5.5	μv/°C	
I <sub>B</sub> Input Bias Current	Input Bias Current	V <sub>CM</sub> = 2.0V		±1	±30 <b>±45</b>	n۸	
	Input bias Current	$V_{CM} = 0.5 V$		±12	±50 <b>±75</b>	ΠA	
	Innut Offact Current	V <sub>CM</sub> = 2.0V		±1	±50 <b>±75</b>	nA	
'OS	Input Offset Current	$V_{CM} = 0.5V$		±11	±60 <b>±80</b>		
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 2.0V$		0.0474		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120			
CMDD	Common Mode Dejection Datio	$0.23V \le V_{CM} \le 0.7V$	89				
	Common Mode Rejection Ratio	1.5V ≤ V <sub>CM</sub> ≤ 2.35V	105	129		uв	
		1.5V ≤ V <sub>CM</sub> ≤ 2.27V	99				
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V	111 <b>105</b>	129		dB	
		1.8V ≤ V+ ≤ 5.5V		117		üD	
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		2.5	V	
		$R_L = 10 \text{ k}\Omega$ to V+/2	112	130			
	Open Leen Veltage Gein	V <sub>OUT</sub> = 0.5V to 2.0V	104			dD	
<sup>A</sup> VOL		$R_L = 2 k\Omega$ to V+/2	109	119		uБ	
		V <sub>OUT</sub> = 0.5V to 2.0V	90				

Symbol	Parameter	Conditions	Min (Note 6)	<b>Typ</b> (Note 5)	Max (Note 6)	Units	
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega$ to V+/2		4	50 <b>75</b>		
V		$R_L = 2 \text{ k}\Omega \text{ to } V^+/2$		13	50 <b>75</b>	mV from	
♥ OUT	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega$ to V+/2		6	50 <b>75</b>	either rail	
		$R_L = 2 \text{ k}\Omega$ to V+/2		9	50 <b>75</b>		
		Sourcing, V <sub>OUT</sub> = V+/2	22	31			
I <sub>OUT</sub>	Output Current	$V_{IN}$ (diff) = 100 mV	12			mΔ	
		Sinking, $V_{OUT} = V^{+}/2$	15	44		IIIA	
		$V_{IN}$ (diff) = -100 mV	10				
I <sub>S</sub>	Supply Current (Per Channel)	V <sub>CM</sub> = 2.0V		2.0	2.7 <b>3.4</b>		
		V <sub>CM</sub> = 0.5V		2.3	3.1 <b>3.9</b>	mA	
SR	Slew Rate	$A_V = +1, C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2},$ $V_O = 2 \text{ V}_{PP}$		2.4		V/µs	
GBW	Gain Bandwidth	$C_{L} = 20 \text{ pF}, R_{L} = 10 \text{ k}\Omega \text{ to V} + /2$		21		MHz	
G <sub>M</sub>	Gain Margin	$C_{L} = 20 \text{ pF}, R_{L} = 10 \text{ k}\Omega \text{ to V+/2}$		14		dB	
Φ <sub>M</sub>	Phase Margin	$C_{L} = 20 \text{ pF}, R_{L} = 10 \text{ k}\Omega \text{ to V}^{+}/2$		60		deg	
		Differential Mode		38		kΩ	
n <sub>IN</sub>		Common Mode		151		MΩ	
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , f = 1 kHz, Amplitude = 1V		0.002		%	
	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 2.0V		3			
e <sub>n</sub>	Input helefred voltage Noise Density	$f = 1 \text{ kHz}, \text{ V}_{CM} = 0.5 \text{V}$		3		NV/v HZ	
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV <sub>PP</sub>	
i	Input Referred Current Noise Depoitu	f = 1 kHz, V <sub>CM</sub> = 2.0V		1.1			
'n		f = 1 kHz, V <sub>CM</sub> = 0.5V		2.3		pA/√Hz	

## 3.3V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V <sub>OS</sub> Input Offset Voltage (Note 7)	Input Offset Voltage	V <sub>CM</sub> = 2.5V		±6	±500 <b>±600</b>	
	(Note 7)	$V_{CM} = 0.5V$		±6	±500 <b>±600</b>	μν
TCV <sub>OS</sub> Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 2.5V		±0.5	±5.5		
	Input Onset Voltage Temperature Drift	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μv/°C
I <sub>B</sub> Input Bias Current	Innut Bios Current	$V_{CM} = 2.5V$		±1.5	±30 <b>±45</b>	54
	$V_{CM} = 0.5V$		±13	±50 <b>±77</b>	ΠA	
	Innut Offect Current	$V_{CM} = 2.5V$		±1	±50 <b>±70</b>	24
I <sub>OS</sub>	Input Offset Current	$V_{CM} = 0.5V$		±11	±60 <b>±80</b>	ΠA

LMP7731

LMP7731

			Min	Тур	Max		
Symbol	Parameter	Conditions	(Note 6)	(Note 5)	(Note 6)	Units	
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 2.5V$		0.048		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120		dD	
	Common Mode Dejection Datio	$0.23V \le V_{CM} \le 0.7V$	89				
CINIRR		$1.5V \le V_{CM} \le 3.15V$	105	130		ав	
		$1.5V \le V_{CM} \le 3.07V$	99				
	2	$2.5V \le V_{\pm} \le 5.0V$	111	129			
PSRR	Power Supply Rejection Ratio		105			dB	
		$1.8V \le V^+ \le 5.5V$		117			
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		3.3	V	
		$R_L = 10 \text{ k}\Omega \text{ to V}$ +/2	112	130			
Avo	Open Loop Voltage Gain	V <sub>OUT</sub> = 0.5V to 2.8V	104			dB	
VOL		$R_L = 2 k\Omega$ to V+/2	110	119			
		$V_{OUT} = 0.5V$ to 2.8V	92				
V <sub>out</sub>	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$		5	50 75		
		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$			50	mV from	
				14	75		
	Output Voltage Swing Low	$\mathbf{P} = 10  \text{kO to } 1/t/2$		0	50	either rail	
				9	75		
		$R_{\rm I} = 2 \ k\Omega$ to V+/2		13	50		
		Sourcing $V = V/2$	20	45	75		
	Output Current	Sourcening, $v_{OUT} = v_{+/2}$	20 22	45			
I <sub>OUT</sub>		Sinking, $V_{OUT} = V + /2$	25	48		mA	
		$V_{IN}$ (diff) = -100 mV	20				
		V - 2.5V		0.1	2.8	mA	
la	upply Current	$V_{CM} = 0.5V$		2.1	3.5		
.8	(Per Channel)			2.4	3.2		
					4.0		
SR	Slew Rate	$A_V = +1, G_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to } V^+/2,$		2.4		V/µs	
GBW	Gain Bandwidth	$V_{OUT} = 20 \text{ pp}$		22		MHz	
G	Gain Margin	$C_{L} = 20 \text{ pF}, R_{L} = 10 \text{ k}\Omega \text{ to } 1/2$		1/			
<u>см</u> Ф	Bhase Margin	$C_{L} = 20 \text{ pF}, R_{L} = 10 \text{ k}\Omega \text{ to } \sqrt{1/2}$		62		dog	
$\Psi_{M}$		$C_L = 20 \text{ pF}, R_L = 10 \text{ ks} 2 \text{ to } \text{ v} + /2$		02		uey	
R <sub>IN</sub>	Input Resistance			38		KΩ	
	Total Harmonia Distortion - Noise	Common Mode $A = 1$ f = 1 kHz Amplitudo = 1V		101		ο/	
		$A_V = 1$ , $I = 1$ KHz, Amplitude = 1V,		0.002		/0	
0	Input Referred Voltage Noise Density	f = 1  kHz  V = 0.5  V		2.9		nV/√Hz	
en	Input Voltage Noise	$1 - 1 \text{ Kmz}, \text{ v}_{CM} = 0.3 \text{ v}$		2.9 65		n\/	
	Input voltage Noise	f = 1  kHz  V = 25  V		1 1		PP	
i <sub>n</sub>	Input Referred Current Noise Density	f = 1  kHz V = 0.5V		21		pA/√Hz	
		$1 - 1 \text{ MIZ}, \text{ v}_{CM} = 0.3 \text{ v}$		2.1			

## 5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
	Input Offset Voltage	V <sub>CM</sub> = 4.5V		±6	±500 <b>±600</b>		
V <sub>OS</sub>	(Note 7)	V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μν	
TCV	Input Offect Voltage Temperature Drift	$V_{CM} = 4.5V$		±0.5	±5.5		
TOVOS	Input Onset Voltage Temperature Drift	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μν/ Ο	
l-	Input Bias Current	V <sub>CM</sub> = 4.5V		±1.5	±30 <b>±50</b>	nA	
		V <sub>CM</sub> = 0.5V		±14	±50 <b>±85</b>		
l <sub>OS</sub> Ir	Input Offset Current	V <sub>CM</sub> = 4.5V		±1	±50 <b>±70</b>	nA	
	Input Offset Current	V <sub>CM</sub> = 0.5V		±11	±65 <b>±80</b>		
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 4.5V$		0.0482		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120			
CMBB	Common Mode Bejection Batio	$0.23V \le V_{CM} \le 0.7V$	89			dB	
	Common Mode Rejection Hatto	$1.5V \le V_{CM} \le 4.85V$	105	130			
		$1.5V \le V_{CM} \le 4.77V$	99				
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V	111 <b>105</b>	129		dB	
		1.8V ≤ V+ ≤ 5.5V		117			
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		5	V	
		$R_{1} = 10 \text{ k}\Omega \text{ to V}^{+}/2$	112	130			
^		$V_{OUT} = 0.5V$ to 4.5V	104			dD	
A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 2 k\Omega$ to V+/2	110	119		ав	
		V <sub>OUT</sub> = 0.5V to 4.5V	94				
	Output Voltago Swing High	$R_L = 10 \text{ k}\Omega$ to V+/2		8	50 <b>75</b>	mV from either rail	
V	Ouput voltage Swing Fight	$R_L = 2 \text{ k}\Omega \text{ to } V^+/2$		24	50 <b>75</b>		
♥ OUT	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega$ to V+/2		9	50 <b>75</b>		
	Ouput voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to } V + /2$		23	50 <b>75</b>		
1	Output Ourput	Sourcing, V <sub>OUT</sub> = V+/2 V <sub>IN</sub> (diff) = 100 mV	33 <b>27</b>	47			
I <sub>OUT</sub>		Sinking, V <sub>OUT</sub> = V+/2 V <sub>IN</sub> (diff) = -100 mV	30 <b>25</b>	49		mA	
	Supply Current	V <sub>CM</sub> = 4.5V		2.2	3.0 <b>3.7</b>		
IS	(Per Channel)	V <sub>CM</sub> = 0.5V		2.5	3.4 <b>4.2</b>	- mA	
SR	Slew Rate	$A_V = +1$ , $C_L = 10$ pF, $R_L = 10$ k $\Omega$ to V+/2, V <sub>OUT</sub> = 2 V <sub>PP</sub>		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, \text{ R}_L = 10 \text{ k}\Omega \text{ to V}^+/2$		22		MHz	
-			•	•			

-MP7731

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, \text{ R}_L = 10 \text{ k}\Omega \text{ to V}^+/2$		12		dB
Φ <sub>M</sub>	Phase Margin	$C_L = 20 \text{ pF}, \text{ R}_L = 10 \text{ k}\Omega \text{ to V}^+/2$		65		deg
R <sub>IN</sub>	Input Resistance	Differential Mode		38		kΩ
		Common Mode		151		MΩ
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , f = 1 kHz, Amplitude = 1V		0.001		%
	Input Deferred Veltage Naise Depaity	$f = 1 \text{ kHz}, V_{CM} = 4.5 \text{V}$		2.9		NU/11-
e <sub>n</sub>	Input Referred Voltage Noise Density	$f = 1 \text{ kHz}, V_{CM} = 0.5 \text{V}$		2.9		nv/√Hz
	Input Voltage Noise	0.1 Hz to 10 Hz		78		nV <sub>PP</sub>
i <sub>n</sub>	Input Deferred Current Noise Depoits	$f = 1 \text{ kHz}, V_{CM} = 4.5 \text{V}$		1.1		A / 11-
	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.2		pa/√Hz

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

**Note 4:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically. **Note 5:** Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material. **Note 6:** All limits are guaranteed by testing, statistical analysis or design.

Note 7: Ambient production test is performed at 25°C with a variance of  $\pm 3$ °C.

### **Connection Diagrams**





## **Ordering Information**

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
	LMP7731MF		1k Units Tape and Reel		
5-Pin SOT-23			250 Units Tape an Reel	MF05A	
	LMP7731MFX		3k Units Tape and Reel		
	LMP7731MA		95 Units/Rail	MORA	
6-PIN 5010	LMP7731MAX		2.5k Tape and Reel	IVIUOA	
			2.5k Tape and Reel		

## **Typical Performance Characteristics** Unless otherwise noted: $T_A = 25^{\circ}C$ , $R_L > 10 \text{ k}\Omega$ , $V_{CM} = V_S/2$ .

# LMP7731



**Offset Voltage Distribution** 









TCV<sub>OS</sub> Distribution



TCV<sub>os</sub> Distribution









Offset Voltage vs. Temperature



20175252



0 ∐ 100













Input Bias Current vs. V<sub>CM</sub>





**Output Voltage vs. Output Current** 



Input Bias Current vs. V<sub>CM</sub>





-45

-90

n -45

-90

PHASE (°)

PHASE (°)







Supply Current vs. Supply Voltage



Small Signal Step Response



20175221

**Small Signal Step Response** 



20175223

#### **Output Swing High vs. Supply Voltage**





Sourcing Current vs. Supply Voltage



Sinking Current vs, Supply Voltage



## **Application Information**

#### LMP7731

The LMP7731 is a single, low noise, rail-to-rail input and output, and low voltage amplifier.

The low input voltage noise of only 2.9 nV/ $\sqrt{Hz}$  with a 1/f corner at 3 Hz makes the LMP7731 ideal for sensor applications where DC accuracy is of importance.

The LMP7731 has a high gain bandwidth of 22 MHz. This wide bandwidth enables use of the amplifier at higher gain settings while retaining usable bandwidth for the application. This is particularly beneficial when system designers need to use sensors with very limited output voltage range as it allows larger gains in one stage which in turn increases the signal to noise ratio.

The LMP7731 has proprietary input bias cancellation circuitry on the input stages. This allows the LMP7731 to have only about 1.5 nA bias current with a bipolar input stage. This low input bias current, paired with the inherent lower input voltage noise of bipolar input stages makes the LMP7731 an excellent choice for precision applications. The combination of low input bias current, and low input voltage noise enables the user to achieve unprecedented accuracy and higher signal integrity.

National Semiconductor is heavily committed to precision amplifiers and the market segment they serve. Technical support and extensive characterization data are available for sensitive applications or applications with a constrained error budget.

The LMP7731 is offered in the space saving 5-Pin SOT-23 and 8-Pin SOIC packages. These small packages are ideal solutions for area constrained PC boards and portable electronics.

#### INPUT BIAS CURRENT CANCELLATION

The LMP7731 has proprietary input bias current cancellation circuitry on their input stages.

The LMP7731 has rail-to-rail input. This is achieved by having two input stages in parallel. *Figure 1* shows only one of the input stages as the circuitry is symmetrical for both stages.

Figure 1 shows that as the common mode voltage gets closer to one of the extreme ends, current  $I_1$  significantly increases. This increased current shows as an increase in voltage drop across resistor  $R_1$  equal to  $I_1*R_1$  on IN+ of the amplifier. This voltage contributes to the offset voltage of the amplifier. When common mode voltage is in the mid-range, the transistors are operating in the linear region and  $I_1$  is significantly small. The voltage drop due to  $I_1$  across  $R_1$  can be ignored as it is orders of magnitude smaller than the amplifier's input offset voltage. As the common mode voltage gets closer to one of the rails, the offset voltage generated due to  $I_1$  increases and becomes comparable to the amplifiers offset voltage.



FIGURE 1. Input Bias Current Cancellation

#### INPUT VOLTAGE NOISE MEASUREMENT

The LMP7731 has very low input voltage noise. The peak-topeak input voltage noise of the LMP7731 can be measured using the test circuit shown in *Figure 2* 



FIGURE 2. 0.1 Hz to 10 Hz Noise Test Circuit

The frequency response of this noise test circuit at the 0.1 Hz corner is defined by only one zero. The test time for the 0.1 Hz to 10 Hz noise measurement using this configuration should not exceed 10 seconds, as this time limit acts as an

additional zero to reduce or eliminate the noise contributions of noise from frequencies below 0.1 Hz.

*Figure 3* shows typical peak-to-peak noise for the LMP7731 measured with the circuit in *Figure 2* for the LMP7731.



FIGURE 3. 0.1 Hz to 10 Hz Input Voltage Noise

Measuring the very low peak-to-peak noise performance of the LMP7731, requires special testing attention. In order to achieve accurate results, the device should be warmed up for at least five minutes. This is so that the input offset voltage of the op amp settles to a value. During this warm up period, the offset can typically change by a few  $\mu$ V because the chip temperature increases by about 30°C. If the 10 seconds of the measurement is selected to include this warm up time, some of this temperature change might show up as the measured noise. *Figure 4* shows the start-up drift of five typical LMP7731 units.



FIGURE 4. Start-Up Input Offset Voltage Drift

LMP7731

During the peak-to-peak noise measurement, the LMP7731 must be shielded. This prevents offset variations due to airflow. Offset can vary by a few nV due to this airflow and that can invalidate measurements of input voltage noise with a magnitude which is in the same range. For similar reasons, sudden motions must also be restricted in the vicinity of the test area. The feed-through which results from this motion could increase the observed noise value which in turn would invalidate the measurement.

#### **DIODES BETWEEN THE INPUTS**

The LMP7731 has a set of anti-parallel diodes between the input pins as shown in *Figure 5*. These diodes are present to protect the input stage of the amplifier. At the same time, they limit the amount of differential input voltage that is allowed on the input pins. A differential signal larger than the voltage needed to turn on the diodes might cause damage to the diodes. The differential voltage between the input pins should be limited to  $\pm 3$  diode drops or the input current needs to be limited to  $\pm 20$  mA.



FIGURE 5. Anti-Parallel Diodes between Inputs

#### **DRIVING AN ADC**

Analog to Digital Converters, ADCs, usually have a sampling capacitor on their input. When the ADC's input is directly connected to the output of the amplifier a charging current flows from the amplifier to the ADC. This charging current causes a momentary glitch that can take some time to settle. There are different ways to minimize this effect. One way is to slow down the sampling rate. This method gives the amplifier sufficient time to stabilize its output. Another way to minimize the glitch caused by the switch capacitor is to have an external capacitor connected to the input of the ADC. This capacitor is chosen so that its value is much larger than the internal switching capacitor and it will hence provide the voltage needed to quickly and smoothly charge the ADC's sampling capacitor. Since this large capacitor will be loading the output of the amplifier as well, an isolation resistor is needed between the output of the amplifier and this capacitor. The isolation resistor, R<sub>ISO</sub>, separates the additional load capacitance from the output of the amplifier and will also form a low-pass filter and can be designed to provide noise reduction as well as anti-aliasing. The drawback to having RISO is that it reduces signal swing since there is some voltage drop across it.

Figure 6 (a) shows the ADC directly connected to the amplifier. To minimize the glitch in this setting, a slower sample rate needs to be used. Figure 6 (b) shows  $R_{ISO}$  and an external capacitor used to minimize the glitch.



FIGURE 6. Driving an ADC



# Notes

WEBENCH® Tools

**Reference Designs** 

Green Compliance

Quality and Reliability

Feedback/Support

**Design Made Easy** 

PowerWise® Design

App Notes

Samples

Eval Boards

Packaging

Distributors

Solutions

Mil/Aero

I Iniversity

SolarMagic™

**Design Support** 

www.national.com/webench

www.national.com/appnotes

www.national.com/refdesigns

www.national.com/evalboards

www.national.com/packaging

www.national.com/contacts

www.national.com/feedback

www.national.com/solutions

www.national.com/solarmagic

www.national.com/milaero

www.national.com/training

www.national.com/quality

www.national.com/easy

www.national.com/quality/green

www.national.com/samples

Products			
Amplifiers	www.national.com/amplifiers		
Audio	www.national.com/audio		
Clock and Timing	www.national.com/timing		
Data Converters	www.national.com/adc		
Interface	www.national.com/interface		
LVDS	www.national.com/lvds		
Power Management	www.national.com/power		
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
Voltage Reference	www.national.com/vref		
PowerWise® Solutions	www.national.com/powerwis		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsens		
Wireless (PLL/VCO)	www.national.com/wireless		
THE CONTENTS OF THIS DC ("NATIONAL") PRODUCTS. NA OR COMPLETENESS OF TH SPECIFICATIONS AND PROD IMPLIED, ARISING BY ESTC DOCUMENT. TESTING AND OTHER QUAL	DOCUMENT ARE PROVIDED IN ATIONAL MAKES NO REPRES HE CONTENTS OF THIS PUB DUCT DESCRIPTIONS AT AN DPPEL OR OTHERWISE, TO		

and proven design tools, visit the following Web sites at:

		entrenenty	
THE CONTENTS OF THIS DO	CUMENT ARE PROVIDED IN CON	INECTION WITH NATIONAL SI	EMICONDUCTOR CORPORATION
"NATIONAL") PRODUCTS. NA	ATIONAL MAKES NO REPRESENT.	ATIONS OR WARRANTIES WIT	TH RESPECT TO THE ACCURACY
OR COMPLETENESS OF TH	IE CONTENTS OF THIS PUBLICA	ATION AND RESERVES THE	RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PROI	DUCT DESCRIPTIONS AT ANY 1	TIME WITHOUT NOTICE. NO	LICENSE, WHETHER EXPRESS,
MPLIED, ARISING BY ESTC	PPEL OR OTHERWISE, TO ANY	/ INTELLECTUAL PROPERTY	RIGHTS IS GRANTED BY THIS
DOCUMENT.			
ESTING AND OTHER OUAL	ITY CONTROLS ARE USED TO	THE EXTENT NATIONAL DE	EMS NECESSARY TO SUPPORT

MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan **Technical Support Center** Email: ipn.feedback@nsc.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated