**TOSHIBA CMOS Integrated Circuit Silicon Monolithic** 

# TCA62746AFG, TCA62746AFNG, TCA62746AFNAG, TCA62746BFNAG

#### 16-Output Constant Current LED Driver with Output Open/Short Detection

The TCA62746 series are LED drivers with sink type constant circuit output, making them ideal for controlling LED modules

The current value of the 16-output is configurable using one external resistor.

In addition, these drivers are equipped with a function for detecting the output voltage when the output load LEDs open or short, and which then outputs the result as serial data.

These drivers consist of a 16-constant current output block, a 16-bit shift register, a 16-bit latch and a 16-bit AND-gate.

#### **Features**

- 16-output built-in
- Output open detection (OOD) function
  - : When in detection mode, outputs the detection results via
- Output short detection (OSD) function
  - : When in detection mode, outputs the detection results via
- Output current setting range
  - $: 2 \text{ to } 50 \text{ mA} \times 16\text{-constant}$  current output
- Current accuracy (@ Rext = 1.56 k $\Omega$ ,  $V_O$  = 1.0 V,  $V_{DD}$  = 5.0 V)
  - : Between outputs:  $\pm$  1% (typ.)
  - Between devices: ± 3% (max) @Io=15mA
- Control data format: serial-in, parallel-out
- I/O logic: TTL level (Schmitt trigger input)
- Data transfer frequency: fSCK = 25 MHz (max)
- Power supply voltage: VDD = 4.5 to 5.5 V
- Operation temperature range:  $T_{opr} = -40$  to  $85^{\circ}C$
- Constant current output voltage: Vo = 17V (max)
- Output delay circuit built-in
- Internal data reset circuit for power-on resetting (POR)
- Backward compatible to TB62706B and TB62726A series drivers
- Package: AFG type: SSOP24-P-300-1.00B

AFNG type: SSOP24-P-300-0.65A AFNAG/BFNAG: SSOP24-P-300-0.64

# TCA62746AFG SSOP24-P-300-1.00B TCA62746AFNG SSOP24-P-300-0.65A TCA62746AFNAG/BFNAG QSOP24-P-150-0.64

Weight

SSOP24-P-300-1.00B: 0.32 g (typ.) SSOP24-P-300-0.65A: 0.14 g (typ.) SSOP24-P-150-0.64: 0.14 g (typ.)

#### Caution

This device is sensitive to electrostatic discharge. Please handle with care.


The terminals which are marginal to electro static discharge are shown in the following table. (Please refer to page 22 for details.)

ESD test MM Model Marginal terminals (MM Model Internal Standard ±200V)

5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20

<sup>\*</sup> ESD test HBM Model Internal Standard (±2000V) is OK


#### Pin Assignment (top view)



Note1: Short circuiting an output pin to a power supply pin (V<sub>DD</sub> or V<sub>LED\*</sub>), or short-circuiting the R<sub>EXT</sub> pin to the GND pin will likely exceed the rating, which in turn may result in smoldering and/or permanent damage. Please keep this in mind when determining the wiring layout for the power supply and GND pins.

\*V<sub>LED</sub>: LED power supply

#### **Block Diagram**






#### **Truth Table**

SCK	SLAT	ŌĒ	SIN	OUT0 ··· OUT7 ··· OUT15 *1	SOUT
	Н	L	Dn	Dn ··· Dn – 7 ··· Dn – 15	Dn – 15
$\Box$	L	L	Dn + 1	No Change	Dn – 14
	Н	L	Dn + 2	Dn + 2 ··· Dn – 5 ··· Dn – 13	Dn – 13
ightharpoons	- *2	L	Dn + 3	Dn + 2 ··· Dn – 5 ··· Dn – 13	Dn – 13
$\overline{}$	- *2	Н	Dn + 3	OFF	Dn – 13

Note1: When  $\overline{\text{OUT0}}$  to  $\overline{\text{OUT15}}$  output pins are set to "H" the respective output will be ON and when set to "L" the respective output will be OFF.

Note2: "-" is irrelevant to the truth table.

#### **Timing Chart**



Note 1: The latch circuit is a leveled-latch circuit. Please exercise precaution as it is not triggered-latch circuit.

Note 2: Keep the SLAT pin is set to "L" to enable the latch circuit to hold data. In addition, when the SLAT pin is set to "H" the latch circuit does not hold data. The data will instead pass onto output.

When the OE pin is set to "L" the OUTO to OUT15 output pins will go ON and OFF in response to the data. In addition, when the OE pin is set to "H" all the output pins will be forced OFF regardless of the data.



## **Pin Functions**

Pin No	Pin Name	I/O	Function
1	GND	_	The ground pin.
2	SIN	I	The serial data input pin.
3	SCK	I	The serial data transfer clock input pin. The serial data is shifted by the rising edge of the clock. Also used for OOD/OSD mode settings.
4	SLAT	I	The latch signal input pin. Data is saved at L level. Also used for OOD/OSD mode settings.
5	OUT0	0	A sink type constant current output pin.
6	OUT1	0	A sink type constant current output pin.
7	OUT2	0	A sink type constant current output pin.
8	OUT3	0	A sink type constant current output pin.
9	OUT4	0	A sink type constant current output pin.
10	OUT5	0	A sink type constant current output pin.
11	OUT6	0	A sink type constant current output pin.
12	OUT7	0	A sink type constant current output pin.
13	OUT8	0	A sink type constant current output pin.
14	OUT9	0	A sink type constant current output pin.
15	OUT10	0	A sink type constant current output pin.
16	OUT11	0	A sink type constant current output pin.
17	OUT12	0	A sink type constant current output pin.
18	OUT13	0	A sink type constant current output pin.
19	OUT14	0	A sink type constant current output pin.
20	OUT15	0	A sink type constant current output pin.
21	ŌĒ	I	The constant current output enable signal input pin. During the "H" level, the output will be forced off. Also used for OOD/OSD mode settings.
22	SOUT	0	The serial data output pin. This pin outputs the OD/OSD detection result data.
23	R <sub>EXT</sub>	_	The constant current value setting resistor connection pin. Resistance is connected with this terminal between GND. All output current is set as the same value.
24	V <sub>DD</sub>	_	The power supply input pin.

#### Absolute Maximum Ratings (T<sub>a</sub> = 25°C)

Characteristics	Symbol	Rating *1	Unit
Power supply voltage	V <sub>DD</sub>	-0.4 to 6.0	V
Output current	Io	55	mA
Logic input voltage	V <sub>IN</sub>	−0.3 to V <sub>DD</sub> + 0.3 *2	V
Output voltage	Vo	-0.3 to 17	V
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C
Thermal resistance	$R_{th(j-a)}$	94(AFG type When mounted PCB)/120(AFNG type When mounted PCB) *3 80.07(AFNAG/BFNAG type When mounted PCB)	°C/W
Power dissipation	P <sub>D</sub>	1.32(AFG type When mounted PCB)/1.04(AFNG type When mounted PCB) *3,4 1.56(AFNAG/BFNAG type When mounted PCB)	W

Note1: Voltage is ground referenced.

Note2: However, do not exceed 6 V.

Note3: PCB condition 76.2 mm x 114.3 mm x 1.6 mm, Cu 30% (SEMI conforming)

Note4: The power dissipation decreases the reciprocal of the saturated thermal resistance (1/ Rth(j-a)) for each degree (1°C) that the ambient temperature is exceeded (Ta = 25°C).

#### **Operating Conditions**

#### DC Items (Unless otherwise specified, $T_a = -40$ °C to 85°C)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Power supply voltage	$V_{DD}$	_	4.5	_	5.5	V
Output voltage when OFF	V <sub>O (OFF)</sub>	Measuring pin is OUTn	_	_	16	V
Output voltage when ON	V <sub>O (ON)</sub>	Measuring pin is OUTn	0.7	_	2.7	V
High level logic input voltage	V <sub>IH</sub>	_	2.0	_	$V_{DD}$	V
Low level logic input voltage	V <sub>IL</sub>	_	GND	_	0.8	V
High level SOUT output current	loh	V <sub>DD</sub> = 5 V	_	_	-1	mA
Low level SOUT output current	l <sub>OL</sub>	V <sub>DD</sub> = 5 V	_	_	1	mA
Constant current output	IO	Measuring pin is OUTn	2	_	50	mA

#### AC Items (Unless otherwise specified, $V_{DD} = 4.5$ to 5.5 V, $T_a = -40$ °C to 85°C)

Characteristics	Symbol	Test Circuits	Test Conditions	Min	Тур.	Max	Unit
Serial data transfer frequency	fsck	7	_	_	_	25	MHz
Clock pulse width	twsck	7	SCK = "H" or "L"	20	_	_	ns
Latch pulse width	t <sub>wSLAT</sub>	7	SLAT = "H"	20	_	_	ns
Enable nulse width	t <sub>wOE1</sub>	7	$\overline{\sf OE}$ = "H" or "L" ,R <sub>EXT</sub> = 500 $\Omega$	100	_	_	ns
Enable pulse width	t <sub>wOE2</sub>	_	When error is detected *1	2	_	_	μS
	t <sub>HOLD1</sub>	7	_	5	_	_	ns
Hold time	t <sub>HOLD2</sub>	7	_	5	_	_	ns
Hold tillle	t <sub>HOLD3</sub>	7	_	10	_	_	ns
	t <sub>HOLD4</sub>	7	_	10	_	_	ns
	tSETUP1	7	_	5	_	_	ns
Satura tima	tSETUP2	7	_	5	_	_	ns
Setup time	tSETUP3	7	_	10	_	_	ns
	t <sub>SETUP4</sub>	7	_	10	_	_	ns
Maximum clock rise time	t <sub>r</sub>	7	*2	_	_	500	ns
Maximum clock fall time	t <sub>f</sub>	7	*2	_	_	500	ns

Note1: Please refer to page 16 for details of the error detection.

Note2: If the device is connected in a cascade and the tr/tf of the clock waveform increases due to deceleration of the clock waveform, it may not be possible to achieve the timing required for data transfer. Please keep these timing conditions in mind when designing your application.



# Electrical Characteristics (Unless otherwise specified, $V_{DD}=4.5\ to\ 5.5\ V$ and $T_a=25^{\circ}C)$

Characteristics	Symbol	Test Circuits	Test Conditions	Min	Тур.	Max	Unit
High level logic output voltage	V <sub>OH</sub>	1	I <sub>OH</sub> = −1 mA, Measuring pin is SOUT	V <sub>DD</sub> - 0.4	_	_	٧
Low level logic output voltage	V <sub>OL</sub>	1	I <sub>OH</sub> = +1 mA, Measuring pin is SOUT	_	_	0.4	٧
High level logic input current	I <sub>IH</sub>	2	V <sub>IN</sub> = V <sub>DD</sub> Measuring pin is $\overline{\text{OE}}$ , SIN, SCK	_	_	1	μА
Low level logic input current	I <sub>IL</sub>	3	V <sub>IN</sub> = GND Measuring pin is SLAT , SIN, SCK	_	_	-1	μА
	I <sub>DD1</sub>	4	V <sub>O</sub> = 16 V, No R <sub>EXT</sub> SCK = "L", OE = "H"	_	0.1	0.5	mA
	I <sub>DD2</sub>	4	$R_{EXT}$ = 1.56 kΩ, All output OFF	_	_	7.0	mA
Power supply current	I <sub>DD3</sub>	4	$R_{EXT} = 500 \Omega$ , All output OFF	_	_	14.0	mA
	I <sub>DD4</sub>	4	$R_{EXT} = 1.2 \text{ k}\Omega$ , All output ON	_	_	7.0	mA
	I <sub>DD5</sub>	4	$R_{EXT} = 500 \Omega$ , All output ON	_	_	14.0	mA
Constant consent contant	I <sub>O1</sub> *1	5	$V_{DD}$ = 5.0V, $V_{O}$ = 1.0 V, R <sub>EXT</sub> = 1.56 k $\Omega$	14.55	15	15.45	mA
Constant current output	I <sub>O2</sub>	5	$V_{DD}$ = 5.0V, $V_{O}$ = 1.0 V, R <sub>EXT</sub> = 500 $\Omega$	44.2	47	49.8	mA
Output OFF leak current	lok	5	$V_O$ = 16 V, $R_{EXT}$ = 1.56 kΩ, All output OFF	_	_	0.5	μА
Constant current error	Δl <sub>O</sub>	5	$V_{DD}$ = 5.0V, $V_{O}$ = 1.0 V $R_{EXT}$ = 1.56 k $\Omega$ Measuring pin is $\overline{OUT0}$ to $\overline{OUT15}$	_	±1	±3	%
Constant current power supply voltage regulation	%V <sub>DD</sub>	5	$V_{DD}$ = 4.5 to 5.5V, $V_{O}$ = 1.0 V $R_{EXT}$ = 1.56 k $\Omega$ Measuring pin is $\overline{OUT0}$ to $\overline{OUT15}$	_	±1	±4	%/V
Constant current output voltage regulation	%V <sub>O</sub>	5	$V_{DD}$ = 5.0V, $V_{O}$ = 1.0 to 3.0 V $R_{EXT}$ =1.56 k $\Omega$ Measuring pin is $\overline{OUT0}$ to $\overline{OUT15}$	_	±1	±4	%/V
Pull-up resistor	R <sub>UP</sub>	3	Measuring pin is OE         250         500         800		800	kΩ	
Pull-down resistor	R <sub>DOWN</sub>	2	Measuring pin is SLAT	250	500	800	kΩ

Note 1: TCA62746AFG is guaranteed by this specification manufactured after the week 47 of 2007 (Weekly code 747). TCA62746AFNG is guaranteed by this specification.

# Electrical Characteristics during OOD/OSD Mode (Unless otherwise specified, $V_{DD}=4.5\ to\ 5.5\ V$ and $T_a=25^{\circ}C)$

Characteristics	Symbol	Test Circuits	Test Conditions	Min	Тур.	Max	Unit
OOD voltage	V <sub>OOD</sub>	6	R <sub>EXT</sub> = 464 $\Omega$ to 11.5 k $\Omega$	_	0.30	0.40	V
OSD voltage	V <sub>OSD</sub>	6	R <sub>EXT</sub> = 464 $\Omega$ to 11.5 k $\Omega$	2.85	3.0	_	V

7




# Switching Characteristics (Unless otherwise specified, $T_a=25^{\circ}\text{C}$ and $V_{DD}=5.0~\text{V})$

Chara	cteristics	Symbol	Test Circuits	Test Conditions	Min	Тур.	Max	Unit
	SCK-OUTO	t <sub>pLH1</sub>	7	SLAT = "H", OE = "L"	_	20	100	
	SLAT - OUTO	t <sub>pLH2</sub>	7	OE = "L"	_	20	100	
	OE - OUTO	t <sub>pLH3</sub>	7	SLAT = "H"	_	20	100	
Propagation	SCK-SOUT	t <sub>pLH</sub>	7	_	5	10	_	ns
delay time SCK- OUTO SLAT - OUTO	SCK- OUT0	t <sub>pHL1</sub>	7	SLAT = "H", OE = "L"	_	50	100	_ 115
	SLAT - OUTO	t <sub>pHL2</sub>	7	OE = "L"	_	50	100	
	OE - OUTO	t <sub>pHL3</sub>	7	SLAT = "H"	_	50	100	
	SCK-SOUT	t <sub>pHL</sub>	7	_	15	20	_	
Output rise time	е	t <sub>or</sub>	7	10 to 90% of voltage waveform	_	30	150	ns
Output fall time		t <sub>of</sub>	7	90 to 10% of voltage waveform	_	70	150	ns
Output delay tir	me	t <sub>DLY</sub> (ON)	7	OUTn - OUT(n+1) between adjacent outputs	_	20		ns
Output delay tir	ne	t <sub>DLY</sub> (OFF)	7	OUTn - OUT(n+1) between adjacent outputs	_	20	_	ns




## I/O Equivalent Circuits


## 1. SCK, SIN




#### 2. OE




#### 3. SLAT



#### 4. SOUT




#### 5. OUT0 to OUT15




#### **Test Circuits**


Test Circuit 1: High level logic input voltage / Low level logic input voltage




Test Circuit 2: High level logic input current / Pull-down resistor




Test Circuit 3: Low level logic input current / Pull-up resistor




Test Circuit 4: Power supply current



Test Circuit 5: Constant current output / Output OFF leak current / Constant current error Constant current power supply voltage regulation / Constant current output voltage regulation




Test Circuit 6: OOD voltage / OSD voltage



All output terminals is set to turning on, only one output terminal is connected with the  $V_{O2}$  power supply, and  $V_{O2}$  is changed.  $V_{OOD}/V_{OSD}$  is confirmed by the error detection result from SOUT.


Test Circuit 7: Switching Characteristics



#### **Output Delay Circuit**


This is designed for high speed switching between outputs and is intended to have the effect of reducing switching noise by reducing the di/dt when all outputs are ON or OFF at the same time. There is a switching time lag (20 ns typ.) between adjacent outputs.

The equivalent circuit chart of the delay circuit is shown in the following.




#### **Timing Waveforms**


#### 1. SCK, SIN, SOUT




#### 2. SCK, SIN, $\overline{\text{SLAT}}$ , $\overline{\text{OE}}$ , $\overline{\text{OUT0}}$




#### 3. **OUT0**



#### 4. OOD Mode/OSD Mode



#### 5. OOD/OSD Read Mode




#### PWM grayscale control

This IC is possible to PWM grayscale control by the input of the PWM signal to the EN terminal.


When PWM grayscale control is done, we recommend the LED power-supply voltage to be set to become the satiety region of the constant current characteristic. When using this IC outside the saturation area, PWM grayscale control cannot be normally done.

# Switching to Open Circuit Detection (OOD) and Short Circuit Detection (OSD) Modes Switching to OSD mode




The signal sequence set to be in the OSD mode. Here, the SLAT active pulse would not latch any data.

#### **Switching to OOD mode**



The signal sequence set to be in the OOD mode. Here, the SLAT active pulse would not latch any data.

#### **Reading Error Status Code**



When the above signal sequence is set in the OOD and OSD modes, the error state code can be read through the terminal SOUT.

Error state code of OOD detection mode

	Error state code	State of output terminal		
$V_{\rm OOD} \ge V_{\rm O}$	0	Open circuit		
$V_{\mathrm{OOD}} < V_{\mathrm{O}}$	1	Normal		

Error state code of OSD detection mode

	Error state code	State of output terminal
$V_{\rm OSD} \leq V_{\rm O}$	0	Short circuit
$V_{\mathrm{OSD}} > V_{\mathrm{O}}$	1	Normal

#### **Description**


In the OOD and OSD modes, the state of  $\overline{OE}$  must be switched from "H" to "L". And, then, This IC would execute Open-/Short-circuit Detection as well as enabling output ports to drive current.

At least three clock must be inputs at the "L" state of  $\overline{OE}$  and the third clock should be at least 2  $\mu s$  after the falling edge of  $\overline{OE}$ . the detected error status into the built-in shift register is done by rising edge of this third clock.

When  $\overline{OE}$  is "L", the serial data cannot be input from the terminal SIN.


When  $\overline{OE}$  is changed from "L" to "H", the error state code is output from the terminal SOUT synchronizing with the clock.


#### **Switching to Normal Mode**



The signal sequence set to be in the Normal mode.

#### Timing chart of error detection mode (OSD mode)








#### Reference data

\*This data is provided for reference only. Thorough evaluation and testing should be implemented when designing your application's mass production design.


#### Set output current - Duty cycle graph








#### Power dissipation - Ta




#### Reference data

\*This data is provided for reference only. Thorough evaluation and testing should be implemented when designing your application's mass production design.

#### Output Current - R<sub>EXT</sub> Resistor



#### **Constant current characteristic**




19



#### **Package Dimensions**

SSOP24-P-300-1.00B




20

Weight: 0.32 g (typ.)




#### **Package Dimensions**



Weight: 0.14 g (typ.)

#### **Package Dimensions**

SSOP24-P-150-0.64



Weight: 0.14 g (typ.)

0.016 to 0.034



# Serge resisting

The terminals which are weak to electro static discharge are shown in the following table.

		MM Model Es	SD test Result					
pin	(Internal Standard ±200V)							
рш	- Se	erge	+ Se	erge				
	Standard	TEST Result	Standard	TEST Result				
1	$V_{DD}$	200V	$V_{DD}$	200V				
2	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	200V				
3	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	200V				
4	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	200V				
5	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
6	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
7	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
8	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
9	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
10	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
11	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
12	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
13	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
14	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
15	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
16	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
17	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
18	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
19	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
20	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	160V				
21	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	200V				
22	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	200V				
23	$V_{DD}$ ,GND	200V	$V_{DD}$ ,GND	200V				
24	GND	200V	GND	200V				

#### **Notes on Contents**

#### 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

#### 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

#### 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

#### 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

#### 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.



#### IC Usage Considerations Notes on handling of ICs

- [1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

  Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- [2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- [3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
  Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- [4] Do not insert devices in the wrong orientation or incorrectly.
  - Make sure that the positive and negative terminals of power supplies are connected properly.
  - Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
  - In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
- [5] Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

  If there is a large amount of leakage current such as input or negative feedback capacitors the IC output.
  - If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.



#### About solderability, following conditions were confirmed

#### Solderability

(1) Use of Sn-37Pb solder Bath solder bath temperature: 230°C

dipping time: 5 secondsthe number of times: once

· use of R-type flux

(2) Use of Sn-3.0Ag-0.5Cu solder Bath solder bath temperature: 245°C

dipping time: 5 seconds
 the number of times: once

· use of R-type flux



#### RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

27 2010-06-25