

# Am54S/74S174 • Am54S/74S175

## Hex / Quadruple D-Type Flip Flops With Clear

### Distinctive Characteristics


- 4-Bit and 6-Bit high-speed parallel registers.
- Common clock and common clear.
- Positive edge-triggered D flip-flops
- 100% reliability assurance testing in compliance with MIL-STD-883.

### FUNCTIONAL DESCRIPTION

The Am54S/74S174 is a six-bit, high-speed register and the Am54S/74S175 is a four-bit, high-speed register built using advanced Schottky technology. The registers consist of D-type flip-flops with a buffered common clock and an asynchronous active LOW buffered clear.

When the clear is LOW, the Q outputs are LOW independent of the other inputs. Information meeting the set-up requirements of the D inputs is transferred to the Q outputs on the positive-going edge of the clock pulse.


### LOGIC SYMBOLS




$V_{CC}$  = Pin 16  
GND = Pin 8

### LOGIC DIAGRAMS

Am54S/74S174




Am54S/74S175



### ORDERING INFORMATION

Package Type	Temperature Range	Am54S/74S174 Order Number	Am54S/74S175 Order Number
Molded DIP	0°C to +70°C	SN74S174N	SN74S175N
Hermetic DIP	0°C to +70°C	SN74S174J	SN74S175J
Dice	0°C to +70°C	SN74S174X	SN74S175X
Hermetic DIP	-55°C to +125°C	SN54S174J	SN54S175J
Hermetic Flat Pak	-55°C to +125°C	SN54S174W	SN54S175W
Dice	-55°C to +125°C	SN54S174X	SN54S175X

### CONNECTION DIAGRAMS Top Views



Note: Pin 1 is marked for orientation.

**MAXIMUM RATINGS** (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max.
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA

**ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (Unless Otherwise Noted)

Am74S174, Am74S175    T<sub>A</sub> = 0°C to +70°C    V<sub>CC</sub> = 5.0V ±5% (COM'L)    MIN. = 4.75V    MAX. = 5.25V  
 Am54S174, Am54S175    T<sub>A</sub> = -55°C to +125°C    V<sub>CC</sub> = 5.0V ±10% (MIL)    MIN. = 4.5V    MAX. = 5.5V

Parameters	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -1 mA	74S	2.7	3.4	Volts
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	54S	2.5	3.4	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN., I <sub>OL</sub> = 20 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.8	Volts
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>IL</sub> (Note 3)	Unit Load Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.5 V			-2	mA
I <sub>IH</sub> (Note 3)	Unit Load Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7 V			50	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 5.5 V			1.0	mA
I <sub>SC</sub>	Output Short Circuit Current (Note 4)	V <sub>CC</sub> = MAX., V <sub>OUT</sub> = 0.0 V	-40		-100	mA
I <sub>CC</sub>	Power Supply Current (Note 5)	V <sub>CC</sub> = MAX.	S174	90	144	mA
			S175	60	96	

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.  
 3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).  
 4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 5. All outputs open and 4.5V applied to the data and clear inputs. Measured after a momentary ground, then 4.5V applied to the clock input.

**Switching Characteristics** (T<sub>A</sub> = +25°C)

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
t <sub>PLH</sub>	Clock to Output	V <sub>CC</sub> = 5.0V, C <sub>L</sub> = 15pF, R <sub>L</sub> = 280Ω		8	12	ns
t <sub>PHL</sub>			11.5	17		
t <sub>PLH</sub>	Clear to Output			10	15	ns
t <sub>PHL</sub>				13	22	
t <sub>pw</sub>	Pulse Width		Clock	7		ns
			Clear	10		
t <sub>s</sub>	Data Set-up Time			5		ns
t <sub>s</sub>	Set-up Time, Clear Recovery (in-active) to Clock			5		ns
t <sub>h</sub>	Data Hold Time		3		ns	
f <sub>MAX</sub>	Maximum Clock Frequency		75	110	MHz	

**Am54S/74S174 LOADING RULES (In Unit Loads)**

Input/Output	Pin No.'s	Input Unit Load	Fan-out	
			Output HIGH	Output LOW
CL	1	1	-	-
Q <sub>0</sub>	2	-	20	10
D <sub>0</sub>	3	1	-	-
D <sub>1</sub>	4	1	-	-
Q <sub>1</sub>	5	-	20	10
D <sub>2</sub>	6	1	-	-
Q <sub>2</sub>	7	-	20	10
GND	8	-	-	-
CP	9	1	-	-
Q <sub>3</sub>	10	-	20	10
D <sub>3</sub>	11	1	-	-
Q <sub>4</sub>	12	-	20	10
D <sub>4</sub>	13	1	-	-
D <sub>5</sub>	14	1	-	-
Q <sub>5</sub>	15	-	20	10
VCC	16	-	-	-

**Am54S/74S175 LOADING RULES (In Unit Loads)**

Input/Output	Pin No.'s	Input Unit Load	Fan-out	
			Output HIGH	Output LOW
CL	1	1	-	-
Q <sub>0</sub>	2	-	20	10
Q̄ <sub>0</sub>	3	-	20	10
D <sub>0</sub>	4	1	-	-
D <sub>1</sub>	5	1	-	-
Q̄ <sub>1</sub>	6	-	20	10
Q <sub>1</sub>	7	-	20	10
GND	8	-	-	-
CP	9	1	-	-
Q <sub>2</sub>	10	-	20	10
Q̄ <sub>2</sub>	11	-	20	10
D <sub>2</sub>	12	1	-	-
D <sub>3</sub>	13	1	-	-
Q̄ <sub>3</sub>	14	-	20	10
Q <sub>3</sub>	15	-	20	10
VCC	16	-	-	-

**FUNCTION TABLE**


INPUTS		OUTPUTS		
Clear	Clock	D <sub>i</sub>	Q <sub>i</sub>	Q̄ <sub>i</sub>
L	X	X	L	H
H	L	X	NC	NC
H	H	X	NC	NC
H	↑	L	L	H
H	↑	H	H	L

H = HIGH                      X = Don't Care  
 L = LOW                        NC = No Change  
 ↑ = LOW-to-HIGH Transition  
 Note: Q̄<sub>i</sub> on Am54S/74S175 only

**DEFINITION OF FUNCTIONAL TERMS**

**D<sub>i</sub>** The D flip-flop data inputs.  
**CL** Clear. When the clear is LOW, the Q<sub>i</sub> outputs are LOW, regardless of the other inputs. When the clear is HIGH, data can be entered in the register.  
**CP** Clock pulse for the register. Enters data on the positive transition.  
**Q<sub>i</sub>** The TRUE register outputs.  
**Q̄<sub>i</sub>** The complement register outputs.

**SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS**



Note: Actual current flow direction shown.

