



Integrated Device Technology, Inc.

3.3V CMOS STATIC RAM 1 MEG (256K x 4-BIT) REVOLUTIONARY PINOUT

PRELIMINARY
IDT71V128

FEATURES:

- 256K x 4 advanced high-speed CMOS static RAM
- JEDEC revolutionary pinout (center power/GND) for reduced noise.
- Equal access and cycle times
— Commercial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in a 32-pin 400 mil Plastic SOJ


DESCRIPTION:

The IDT71V128 is a 1,048,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC centerpower/GND pinout reduces noise generation and improves system performance.

The IDT71V128 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71V128 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

The IDT71V128 is packaged in a 32-pin 400 mil Plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



3485 drw 01


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

JUNE 1996

©1996 Integrated Device Technology, Inc.

PIN CONFIGURATION



3485 drw 02

**SOJ
TOP VIEW**

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.1 ⁽²⁾	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.25	W
IOUT	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed VDD + 0.5V.

TRUTH TABLE^(1,2)

CS	OE	WE	I/O	Function
L	L	H	DATAOUT	Read Data
L	X	L	DATAIN	Write Data
L	H	H	High-Z	Output Disabled
H	X	X	High-Z	Deselected - Standby (I _{SB})
V _{HC} ⁽³⁾	X	X	High-Z	Deselected - Standby (I _{SB1})

NOTES:

- H = V_{IH}, L = V_{IL}, x = Don't care.
- V_{LC} = 0.2V, V_{HC} = V_{DD} - 0.2V.
- Other inputs ≥ V_{HC} or ≤ V_{LC}.

3485 tbl 01

CAPACITANCE

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	8	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	8	pF

NOTE:

- This parameter is guaranteed by device characterization, but is not production tested.

3485 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTE:

- V_{IL} (min.) = -1V for pulse width less than 5ns, once per cycle.

3485 tbl 04

DC ELECTRICAL CHARACTERISTICS

V_{DD} = 3.3V ± 10%

Symbol	Parameter	Test Condition	IDT71V128		Unit
			Min.	Max.	
ILLI	Input Leakage Current	V _{DD} = Max., V _{IN} = GND to V _{DD}	—	5	μA
ILLO	Output Leakage Current	V _{DD} = Max., CS = V _{IH} , V _{OUT} = GND to V _{DD}	—	5	μA
VoL	Output LOW Voltage	I _{OL} = 8mA, V _{DD} = Min.	—	0.4	V
VoH	Output HIGH Voltage	I _{OH} = -8mA, V _{DD} = Min.	2.4	—	V

3483 tbl 05

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{DD} = 3.3V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{DD} - 0.2V)

Symbol	Parameter	71V128S12 ⁽³⁾		71V128S15		71V128S20		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC}	Dynamic Operating Current and $\overline{CS} \leq V_{IL}$, Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽²⁾	100	—	95	—	90	—	mA
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, Outputs Open, V _{DD} = Max., f = f _{MAX} ⁽²⁾	20	—	20	—	20	—	mA
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, Outputs Open, V _{DD} = Max., f = 0 ⁽²⁾ , V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC}	5	—	5	—	5	—	mA

NOTES:

1. All values are maximum guaranteed values.
2. f_{MAX} = 1/t_{RC} (all address inputs are cycling at f_{MAX}); f = 0 means no address input lines are changing.
3. 12ns specification is preliminary.

3484 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3485 tbl 07





Figure 1. AC Test Load



*Including jig and scope capacitance.

Figure 2. AC Test Load
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{OW}, and t_{WHZ})

AC ELECTRICAL CHARACTERISTICS ($V_{DD} = 3.3V \pm 10\%$, Commercial Range)


Symbol	Parameter	71V128S12 ⁽³⁾		71V128S15		71V128S20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	20	ns
t _{ACS}	Chip Select Access Time	—	12	—	15	—	20	ns
t _{CLZ} ⁽²⁾	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
t _{CHZ} ⁽²⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
t _{OE}	Output Enable to Output Valid	—	6	—	7	—	8	ns
t _{OLZ} ⁽²⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
t _{OH}	Output Hold from Address Change	4	—	4	—	4	—	ns
t _{PU} ⁽²⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽²⁾	Chip Deselect to Power-Down Time	—	12	—	15	—	20	ns
Write Cycle								
t _{WC}	Write Cycle Time	12	—	15	—	20	—	ns
t _{AW}	Address Valid to End-of-Write	10	—	12	—	15	—	ns
t _{CW}	Chip Select to End-of-Write	10	—	12	—	15	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	10	—	12	—	15	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	7	—	8	—	9	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{OW} ⁽²⁾	Output Active from End-of-Write	3	—	3	—	4	—	ns
t _{WHZ} ⁽²⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns

NOTES:


- 0°C to +70°C temperature range only.
- This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.
- 12ns specification is preliminary.

3484 tbl 08

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, \overline{CS} is LOW.
3. Address must be valid prior to or coincident with the later of \overline{CS} transition LOW; otherwise tAA is the limiting parameter.
4. \overline{OE} is LOW.
5. Transition is measured $\pm 200mV$ from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 5, 7)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 5)



NOTES:

1. \overline{WE} must be HIGH, \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
3. \overline{OE} is continuously HIGH. During a \overline{WE} controlled write cycle with \overline{OE} LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{DW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified t_{WP} .
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high impedance state. \overline{CS} must be active during the t_{CW} write period.
6. Transition is measured $\pm 200mV$ from steady state.




ORDERING INFORMATION



3485 drw 09

PACKAGE DIAGRAM OUTLINES
SOJ (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
20287	00	INITIAL RELEASE	04/11/91	A. KATZ
21863	01	ADD 28 LD	01/24/92	T. VU
27321	02	ADD A2 DIM	11/14/94	T. VU
27645	03	REDRAW TO JEDEC FORMAT	03/15/95	T. VU
27945	04	ADD 44 LD	06/25/95	



SECTION A-A


TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Stonder Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 492-8674 TWC: 910-338-2070
DECIMAL	ANGULAR	
XX±	±	
XXXX		
XXXX±		
APPROVALS		TITLE
DATE	DATE	PB PACKAGE OUTLINE
DRAWN	02/15/96	400° BODY WIDTH SOJ
CHECKED		.050° PITCH
SIZE	DRAWING No.	REV
C	PSC-4033	04
DO NOT SCALE DRAWING		

PACKAGE DIAGRAM OUTLINES
SOJ (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
20267	00	INITIAL RELEASE	04/11/91	A. KATZ
21863	01	ADD 28 LD	01/24/92	T. WU
27321	02	ADD A2 DIM	11/14/94	T. WU
27645	03	REDRAW TO JEDEC FORMAT	03/15/95	T. WU
27945	04	ADD 44 LD	06/25/95	

SYMBOL	JEDEC #			S028-6			JEDEC #			S032-3			JEDEC #			S044-1		
	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE		
	AA	MIN	NOM		MAX	AB	MIN		NOM	MAX	AE		MIN	NOM	MAX			
A	.131	.138	.145		.131	.138	.145		.131	.138	.145		.131	.138	.145			
A1	.082	-	-		.082	-	-		.082	-	-		.082	-	-			
D	.720	.725	.730	3,4	.820	.825	.830	3,4	1.120	1.125	1.130	3,4						
E	.435	.440	.445		.435	.440	.445		.435	.440	.445		.435	.440	.445			
E1	.395	.400	.405	3,5	.395	.400	.405	3,5	.395	.400	.405	3,5	.395	.400	.405	3,5		
E2	.360	.370	.380	6	.360	.370	.380	6	.360	.370	.380	6	.360	.370	.380	6		
N	28				32				44									

LAND PATTERN DIMENSIONS



NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
- DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE **-H-**
- DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE
- DIMENSION E2 TO BE DETERMINED AT SEATING PLANE **-C-** CONTACT POINT
- DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .005 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- ALL DIMENSIONS ARE IN INCHES
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-061, VARIATION AA, AB & AE

	MIN	MAX	MIN	MAX	MIN	MAX
P	.458	.466	.458	.466	.458	.466
P1	.290	.294	.290	.294	.290	.294
P2	.650 BSC		.750 BSC		1.050 BSC	
X	.018	.026	.018	.026	.018	.026
e	.050 BSC		.050 BSC		.050 BSC	
N	28		32		44	

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2979 Stoner Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 482-8874 TWR: 910-338-2070
DECIMAL	ANGULAR	
XXX	±	
XXXX		
XXXXX		
APPROVALS	DATE	TITLE
DRAWN <i>Ad</i>	02/15/98	PB PACKAGE OUTLINE
CHECKED		.400" BODY WIDTH SOJ
		.050" PITCH
		SIZE
		C
		DRAWING No.
		PSC-4033
		REV
		04
DO NOT SCALE DRAWING		