
HD74ALVCH16269

**12-bit to 24-bit Registered Bus Transceivers
with 3-state Outputs**

HITACHI

ADE-205-136 (Z)
Preliminary 1st. Edition
May 1996

Description

The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. Data is stored in the internal B port registers on the low to high transition of the clock (CLK) input when the appropriate clock enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B to A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active low output enables (OEA, OEB1, OEB2). Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Features

- $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$
- Typical V_{OL} ground bounce < 0.8 V (@ $V_{CC} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{OH} undershoot > 2.0 V (@ $V_{CC} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- High output current $\pm 24 \text{ mA}$ (@ $V_{CC} = 3.0 \text{ V}$)
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors

HD74ALVCH16269

Function Table

Output enable

Inputs			Outputs	
CLK	\overline{OEA}	\overline{OEB}	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-to-B storage ($\overline{OEB} = L$)

Inputs			Outputs		
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	$1B_0^{-1}$	$2B_0^{-1}$
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	X	H

B-to-A storage ($\overline{OEA} = L$)

Inputs				Output A
CLK	\overline{SEL}	1B	2B	
X	H	X	X	A_0^{-1}
X	L	X	X	A_0^{-1}
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L
↑	L	X	H	H

H : High level

L : Low level

X : Immaterial


Z : High impedance

↑ : Low to high transition

Note: 1. Output level before the indicated steady state input conditions were established.

HD74ALVCH16269

Pin Arrangement



HD74ALVCH16269

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{cc}	−0.5 to 4.6	V	
Input voltage ^{1, 2}	V_i	−0.5 to 4.6	V	Except I/O ports
		−0.5 to V_{cc} +0.5		I/O ports
Output voltage ^{1, 2}	V_o	−0.5 to V_{cc} +0.5	V	
Input clamp current	I_{ik}	−50	mA	$V_i < 0$
Output clamp current	I_{ok}	±50	mA	$V_o < 0$ or $V_o > V_{cc}$
Continuous output current	I_o	±50	mA	$V_o = 0$ to V_{cc}
		±100		
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air) ³	P_T	1	W	TSSOP
Storage temperature	T_{stg}	−65 to 150	°C	


Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V_{cc}	2.3	3.6	V	
Input voltage	V_i	0	V_{cc}	V	
Output voltage	V_o	0	V_{cc}	V	
High level output current	I_{oh}	—	−12	mA	$V_{cc} = 2.3$ V
		—	−12		$V_{cc} = 2.7$ V
		—	−24		$V_{cc} = 3.0$ V
Low level output current	I_{ol}	—	12	mA	$V_{cc} = 2.3$ V
		—	12		$V_{cc} = 2.7$ V
		—	24		$V_{cc} = 3.0$ V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	10	ns / V	
Operating temperature	T_a	−40	85	°C	

Note: Unused control inputs must be held high or low to prevent them from floating.

Logic Diagram

HD74ALVCH16269

Electrical Characteristics (Ta = -40 to 85°C)

Item	Symbol	V _{cc} (V) ^{*1}	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.3 to 2.7	1.7	—	V	
		2.7 to 3.6	2.0	—		
	V _{IL}	2.3 to 2.7	—	0.7		
		2.7 to 3.6	—	0.8		
Output voltage	V _{OH}	Min to Max	V _{cc} -0.2	—	V	I _{OH} = -100 μA
		2.3	2.0	—		I _{OH} = -6 mA, V _{IH} = 1.7 V
		2.3	1.7	—		I _{OH} = -12 mA, V _{IH} = 1.7 V
		2.7	2.2	—		I _{OH} = -12 mA, V _{IH} = 2.0 V
		3.0	2.4	—		I _{OH} = -12 mA, V _{IH} = 2.0 V
		3.0	2.0	—		I _{OH} = -24 mA, V _{IH} = 2.0 V
	V _{OL}	Min to Max	—	0.2		I _{OL} = 100 μA
		2.3	—	0.4		I _{OL} = 6 mA, V _{IL} = 0.7 V
		2.3	—	0.7		I _{OL} = 12 mA, V _{IL} = 0.7 V
		2.7	—	0.4		I _{OL} = 12 mA, V _{IL} = 0.8 V
		3.0	—	0.55		I _{OL} = 24 mA, V _{IL} = 0.8 V
Input current	I _{IN}	3.6	—	±5	μA	V _{IN} = V _{cc} or GND
	I _{IN (hold)}	2.3	45	—		V _{IN} = 0.7 V
		2.3	-45	—		V _{IN} = 1.7 V
		3.0	75	—		V _{IN} = 0.8 V
		3.0	-75	—		V _{IN} = 2.0 V
		3.6	—	±500		V _{IN} = 0 to 3.6 V
	Off state output current ^{*2} I _{OZ}	3.6	—	±10	μA	V _{OUT} = V _{cc} or GND
Quiescent supply current I _{CC}	I _{CC}	3.6	—	40	μA	V _{IN} = V _{cc} or GND
	ΔI _{CC}	3.0 to 3.6	—	750	μA	V _{IN} = one input at (V _{cc} -0.6) V, other inputs at V _{cc} or GND

- Notes:
- For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
 - For I/O ports, the parameter I_{OZ} includes the input leakage current.


HD74ALVCH16269

Switching Characteristics ($T_a = -40$ to 85°C)

Item	Symbol	V_{cc} (V)	Min	Typ	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency f_{max}		2.5 ± 0.2	135	—	—	MHz		
		2.7	135	—	—			
		3.3 ± 0.3	135	—	—			
Propagation delay time t_{PLH}		2.5 ± 0.2	1.0	—	8.8	ns	CLK	B
		2.7	—	—	7.3			
		3.3 ± 0.3	1.0	—	6.2			
		2.5 ± 0.2	1.0	—	7.0			A
		2.7	—	—	5.8			
		3.3 ± 0.3	1.0	—	5.0			
Output enable time t_{ZH}		2.5 ± 0.2	1.0	—	8.4	ns	CLK	B
		2.7	—	—	6.7			
		3.3 ± 0.3	1.0	—	6.1			
		2.5 ± 0.2	1.0	—	8.1			A
		2.7	—	—	6.2			
		3.3 ± 0.3	1.0	—	5.9			
Output disable time t_{HZ}		2.5 ± 0.2	1.4	—	8.3	ns	CLK	B
		2.7	—	—	6.9			
		3.3 ± 0.3	1.0	—	6.1			
		2.5 ± 0.2	1.5	—	7.7			A
		2.7	—	—	6.8			
		3.3 ± 0.3	1.0	—	5.6			
Input capacitance	C_{IN}	3.3	—	3.5	—	pF	Control inputs	
Output capacitance	$C_{IN/O}$	3.3	—	9.0	—	pF	A or B ports	

HD74ALVCH16269

Item	Symbol	V_{cc} (V)	Min	Typ	Max	Unit	FROM (Input)
Setup time	t_{su}	2.5±0.2	2.0	—	—	ns	A data before CLK↑
		2.7	2.0	—	—		
		3.3±0.3	1.7	—	—		
		2.5±0.2	2.2	—	—		B data before CLK↑
		2.7	2.1	—	—		
		3.3±0.3	1.8	—	—		
		2.5±0.2	1.6	—	—		
		2.7	1.6	—	—		
		3.3±0.3	1.3	—	—		
		2.5±0.2	1.0	—	—		CLKENA1 or CLKENA2 before CLK↑
		2.7	1.2	—	—		
		3.3±0.3	0.9	—	—		
		2.5±0.2	1.5	—	—		
		2.7	1.6	—	—		\overline{OE} before CLK↑
		3.3±0.3	1.3	—	—		
Hold time	t_h	2.5±0.2	0.7	—	—	ns	A data after CLK↑
		2.7	0.6	—	—		
		3.3±0.3	0.6	—	—		
		2.5±0.2	0.7	—	—		B data after CLK↑
		2.7	0.6	—	—		
		3.3±0.3	0.6	—	—		
		2.5±0.2	1.1	—	—		
		2.7	0.7	—	—		
		3.3±0.3	0.7	—	—		
		2.5±0.2	1.0	—	—		CLKENA1 or CLKENA2 after CLK↑
		2.7	0.8	—	—		
		3.3±0.3	1.1	—	—		
		2.5±0.2	0.8	—	—		
		2.7	0.8	—	—		\overline{OE} after CLK↑
		3.3±0.3	0.8	—	—		
		2.5±0.2	3.3	—	—	ns	CLK "H" or "L"
Pulse width	t_w	2.7	3.3	—	—		
		3.3±0.3	3.3	—	—		


• Test Circuit

Symbol	V _{CC} =2.5±0.2V	V _{CC} =2.7V, 3.3±0.3V
t _{PLH} / t _{PHL}	OPEN	OPEN
t _{su} / t _h / t _w		
t _{ZH} / t _{HZ}	GND	GND
t _{ZL} / t _{LZ}	4.6 V	6.0 V


Note: 1. C_L includes probe and jig capacitance.

HD74ALVCH16269


• Waveforms – 1



• Waveforms – 2



• Waveforms – 3




TEST	V _{cc} =2.5±0.2V	V _{cc} =2.7V, 3.3±0.3V
V _{IH}	2.3 V	2.7 V
V _{ref}	1.2 V	1.5 V
V _{OH1}	2.3 V	3.0 V
V _{OL1}	GND	GND

- Notes:
1. All input pulses are supplied by generators having the following characteristics:
PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 2. Waveform – A is for an output with internal conditions such that the output is low except when disabled by the output control.
 3. Waveform – B is for an output with internal conditions such that the output is high except when disabled by the output control.
 4. The output are measured one at a time with one transition per measurement.

HD74ALVCH16269

Package Dimensions (Unit : mm)



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan

Tel: Tokyo (03) 3270-2111

Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.

Semiconductor & IC Div.

2000 Sierra Point Parkway

Brisbane, CA. 94005-1835

U S A

Tel: 415-589-8300

Fax: 415-583-4207

Hitachi Europe GmbH

Electronic Components Group

Continental Europe

Dornacher Straße 3

D-85622 Feldkirchen

München

Tel: 089-9 91 80-0

Fax: 089-9 29 30 00

Hitachi Europe Ltd.

Electronic Components Div.

Northern Europe Headquarters

Whitebrook Park

Lower Cookham Road

Maidenhead

Berkshire SL6 8YA

United Kingdom

Tel: 0628-585000

Fax: 0628-778322

Hitachi Asia Pte. Ltd.

16 Collyer Quay #20-00

Hitachi Tower

Singapore 0104

Tel: 535-2100

Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.

Unit 706, North Tower,

World Finance Centre,

Harbour City, Canton Road

Tsim Sha Tsui, Kowloon

Hong Kong

Tel: 27359218

Fax: 27306071