

---

# HD74ALVCH16269

12-bit to 24-bit Registered Bus Transceivers  
with 3-state Outputs

## HITACHI

ADE-205-136 (Z)  
Preliminary 1st. Edition  
May 1996

---

### Description

The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. Data is stored in the internal B port registers on the low to high transition of the clock (CLK) input when the appropriate clock enable ( $\overline{\text{CLKENA}}$ ) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B to A direction, a single storage register is provided. The select ( $\overline{\text{SEL}}$ ) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active low output enables ( $\overline{\text{OE}}_A$ ,  $\overline{\text{OE}}_B1$ ,  $\overline{\text{OE}}_B2$ ). Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

### Features

- $V_{CC} = 2.3 \text{ V}$  to  $3.6 \text{ V}$
- Typical  $V_{OL}$  ground bounce  $< 0.8 \text{ V}$  ( $@V_{CC} = 3.3 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ )
- Typical  $V_{OH}$  undershoot  $> 2.0 \text{ V}$  ( $@V_{CC} = 3.3 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ )
- High output current  $\pm 24 \text{ mA}$  ( $@V_{CC} = 3.0 \text{ V}$ )
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors

# HD74ALVCH16269

## Function Table

### Output enable

Inputs			Outputs	
CLK	$\overline{\text{OEA}}$	$\overline{\text{OEB}}$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

### A-to-B storage ( $\overline{\text{OEB}} = \text{L}$ )

Inputs			Outputs		
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B <sub>0</sub> <sup>''1</sup>	2B <sub>0</sub> <sup>''1</sup>
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	X	H

### B-to-A storage ( $\overline{\text{OEA}} = \text{L}$ )

Inputs				Output A
CLK	$\overline{\text{SEL}}$	1B	2B	
X	H	X	X	A <sub>0</sub> <sup>''1</sup>
X	L	X	X	A <sub>0</sub> <sup>''1</sup>
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L
↑	L	X	H	H

H : High level

L : Low level


X : Immaterial

Z : High impedance

↑ : Low to high transition

Note: 1. Output level before the indicated steady state input conditions were established.

Pin Arrangement



# HD74ALVCH16269

## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{CC}$	-0.5 to 4.6	V	
Input voltage <sup>*1,2</sup>	$V_I$	-0.5 to 4.6	V	Except I/O ports
		-0.5 to $V_{CC} + 0.5$		I/O ports
Output voltage <sup>*1,2</sup>	$V_O$	-0.5 to $V_{CC} + 0.5$	V	
Input clamp current	$I_{IK}$	-50	mA	$V_I < 0$
Output clamp current	$I_{OK}$	$\pm 50$	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	$I_O$	$\pm 50$	mA	$V_O = 0$ to $V_{CC}$
		$\pm 100$		
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air) <sup>*3</sup>	$P_T$	1	W	TSSOP
Storage temperature	$T_{stg}$	-65 to 150	$^\circ\text{C}$	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils.

## Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	$V_{CC}$	2.3	3.6	V	
Input voltage	$V_I$	0	$V_{CC}$	V	
Output voltage	$V_O$	0	$V_{CC}$	V	
High level output current	$I_{OH}$	—	-12	mA	$V_{CC} = 2.3\text{ V}$
		—	-12		$V_{CC} = 2.7\text{ V}$
		—	-24		$V_{CC} = 3.0\text{ V}$
Low level output current	$I_{OL}$	—	12	mA	$V_{CC} = 2.3\text{ V}$
		—	12		$V_{CC} = 2.7\text{ V}$
		—	24		$V_{CC} = 3.0\text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	10	ns / V	
Operating temperature	$T_a$	-40	85	$^\circ\text{C}$	

Note: Unused control inputs must be held high or low to prevent them from floating.

Logic Diagram



## HD74ALVCH16269

### Electrical Characteristics (Ta = -40 to 85°C)

Item	Symbol	V <sub>CC</sub> (V) <sup>1</sup>	Min	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	2.3 to 2.7	1.7	—	V	
		2.7 to 3.6	2.0	—		
	V <sub>IL</sub>	2.3 to 2.7	—	0.7		
		2.7 to 3.6	—	0.8		
Output voltage	V <sub>OH</sub>	Min to Max	V <sub>CC</sub> -0.2	—	V	I <sub>OH</sub> = -100 μA
		2.3	2.0	—		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V
		2.3	1.7	—		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 1.7 V
		2.7	2.2	—		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2.0 V
		3.0	2.4	—		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2.0 V
		3.0	2.0	—		I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2.0 V
	V <sub>OL</sub>	Min to Max	—	0.2	I <sub>OL</sub> = 100 μA	
		2.3	—	0.4	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	
		2.3	—	0.7	I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.7 V	
		2.7	—	0.4	I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V	
		3.0	—	0.55	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	
Input current	I <sub>IN</sub>	3.6	—	±5	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
		2.3	45	—		V <sub>IN</sub> = 0.7 V
		2.3	-45	—		V <sub>IN</sub> = 1.7 V
		3.0	75	—		V <sub>IN</sub> = 0.8 V
		3.0	-75	—		V <sub>IN</sub> = 2.0 V
		3.6	—	±500		V <sub>IN</sub> = 0 to 3.6 V
Off state output current <sup>2</sup>	I <sub>OZ</sub>	3.6	—	±10	μA	V <sub>OUT</sub> = V <sub>CC</sub> or GND
Quiescent supply current	I <sub>CC</sub>	3.6	—	40	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
	ΔI <sub>CC</sub>	3.0 to 3.6	—	750	μA	V <sub>IN</sub> = one input at (V <sub>CC</sub> -0.6) V, other inputs at V <sub>CC</sub> or GND

Notes: 1. For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

2. For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

**Switching Characteristics** (Ta = -40 to 85°C)


Item	Symbol	V <sub>cc</sub> (V)	Min	Typ	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	f <sub>max</sub>	2.5±0.2	135	—	—	MHz		
		2.7	135	—	—			
		3.3±0.3	135	—	—			
Propagation delay time	t <sub>PLH</sub>	2.5±0.2	1.0	—	8.8	ns	CLK	B
		2.7	—	—	7.3			
	3.3±0.3	1.0	—	6.2				
	2.5±0.2	1.0	—	7.0	A			
	2.7	—	—	5.8				
	3.3±0.3	1.0	—	5.0				
Output enable time	t <sub>ZH</sub>	2.5±0.2	1.0	—	8.4	ns	CLK	B
		2.7	—	—	6.7			
	3.3±0.3	1.0	—	6.1				
	2.5±0.2	1.0	—	8.1	A			
	2.7	—	—	6.2				
	3.3±0.3	1.0	—	5.9				
Output disable time	t <sub>HZ</sub>	2.5±0.2	1.4	—	8.3	ns	CLK	B
		2.7	—	—	6.9			
	3.3±0.3	1.0	—	6.1				
	2.5±0.2	1.5	—	7.7	A			
	2.7	—	—	6.8				
	3.3±0.3	1.0	—	5.6				
Input capacitance	C <sub>IN</sub>	3.3	—	3.5	—	pF	Control inputs	
Output capacitance	C <sub>IN/O</sub>	3.3	—	9.0	—	pF	A or B ports	

## HD74ALVCH16269

Item	Symbol	V <sub>CC</sub> (V)	Min	Typ	Max	Unit	FROM (Input)
Setup time	t <sub>su</sub>	2.5±0.2	2.0	—	—	ns	A data before CLK↑
		2.7	2.0	—	—		
		3.3±0.3	1.7	—	—		
		2.5±0.2	2.2	—	—		B data before CLK↑
		2.7	2.1	—	—		
		3.3±0.3	1.8	—	—		
		2.5±0.2	1.6	—	—		$\overline{\text{SEL}}$ before CLK↑
		2.7	1.6	—	—		
		3.3±0.3	1.3	—	—		
		2.5±0.2	1.0	—	—		$\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ before CLK↑
		2.7	1.2	—	—		
		3.3±0.3	0.9	—	—		
		2.5±0.2	1.5	—	—		$\overline{\text{OE}}$ before CLK↑
		2.7	1.6	—	—		
		3.3±0.3	1.3	—	—		
Hold time	t <sub>h</sub>	2.5±0.2	0.7	—	—	ns	A data after CLK↑
		2.7	0.6	—	—		
		3.3±0.3	0.6	—	—		
		2.5±0.2	0.7	—	—		B data after CLK↑
		2.7	0.6	—	—		
		3.3±0.3	0.6	—	—		
		2.5±0.2	1.1	—	—		$\overline{\text{SEL}}$ after CLK↑
		2.7	0.7	—	—		
		3.3±0.3	0.7	—	—		
		2.5±0.2	1.0	—	—		$\overline{\text{CLKENA1}}$ or $\overline{\text{CLKENA2}}$ after CLK↑
		2.7	0.8	—	—		
		3.3±0.3	1.1	—	—		
		2.5±0.2	0.8	—	—		$\overline{\text{OE}}$ after CLK↑
		2.7	0.8	—	—		
		3.3±0.3	0.8	—	—		
Pulse width	t <sub>w</sub>	2.5±0.2	3.3	—	—	ns	CLK "H" or "L"
		2.7	3.3	—	—		
		3.3±0.3	3.3	—	—		



• Test Circuit




Load Circuit for Outputs

Symbol	V <sub>CC</sub> =2.5±0.2V	V <sub>CC</sub> =2.7V, 3.3±0.3V
t <sub>PLH</sub> /t <sub>PHL</sub>	OPEN	OPEN
t <sub>su</sub> /t <sub>h</sub> /t <sub>w</sub>	OPEN	OPEN
t <sub>ZH</sub> /t <sub>HZ</sub>	GND	GND
t <sub>ZL</sub> /t <sub>LZ</sub>	4.6 V	6.0 V


Note: 1. C<sub>L</sub> includes probe and jig capacitance.

# HD74ALVCH16269

## • Waveforms – 1




## • Waveforms – 2





# HD74ALVCH16269

## Package Dimensions (Unit : mm)



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071