

S29GLxxxM MirrorBit™ Flash Family
S29GL256M, S29GL128M, S29GL064M, S29GL032M
256 Megabit, 128 Megabit, 64 Megabit, and 32Megabit,
3.0 Volt-only Page Mode Flash Memory featuring
0.23 um MirrorBit process technology



Datasheet

PRELIMINARY

Distinctive Characteristics

Architectural Advantages

- **Single power supply operation**
 - 3 volt read, erase, and program operations
- **Manufactured on 0.23 um MirrorBit process technology**
- **SecSi™ (Secured Silicon) Sector region**
 - 128-word/256-byte sector for permanent, secure identification through an 8-word/16-byte random Electronic Serial Number, accessible through a command sequence
 - May be programmed and locked at the factory or by the customer
- **Flexible sector architecture**
 - 256Mb: 512 32 Kword (64 Kbyte) sectors
 - 128Mb: 256 32 Kword (64 Kbyte) sectors
 - 64Mb (uniform sector models): 128 32 Kword (64 Kbyte) sectors or 128 32 Kword sectors
 - 64Mb (boot sector models): 127 32Kword (64 Kbyte) sectors + 8 4Kword (8Kbyte) boot sectors
 - 32Mb (uniform sector models): 64 32 Kwords (64 Kbytes) sectors or 64 32 Kword sectors
 - 32Mb (boot sector models): 63 32 Kword (64 Kbyte) sectors + 8 4 Kword (8 Kbyte) boot sectors
- **Compatibility with JEDEC standards**
 - Provides pinout and software compatibility for single-power supply flash, and superior inadvertent write protection
- **100,000 erase cycles per sector typical**
- **20-year data retention typical**

Performance Characteristics

- **High performance**
 - 90 ns access time (128Mb, 64Mb, 32Mb), 100 ns access time (256Mb)
 - 4-word/8-byte page read buffer
 - 16-word/32-byte write buffer
 - 25 ns page read times (128Mb, 64Mb, 32Mb)

- 30 ns page read times (256Mb)
- 16-word/32-byte write buffer reduces overall programming time for multiple-word updates
- **Low power consumption (typical values at 3.0 V, 5 MHz)**
 - 15 mA typical active read current
 - 50 mA typical erase/program current
 - 1 µA typical standby mode current
- **Package options (specific package options vary by density)**
 - 40-pin TSOP/RTSOP
 - 48-pin TSOP/RTSOP
 - 56-pin TSOP/RTSOP
 - 64-ball Fortified BGA
 - 48-ball fine-pitch BGA
 - 63-ball fine-pitch BGA
 - 80-ball fine-pitch BGA

Software & Hardware Features

- **Software features**
 - Program Suspend & Resume: read other sectors before programming operation is completed
 - Erase Suspend & Resume: read/program other sectors before an erase operation is completed
 - Data# polling & toggle bits provide status
 - CFI (Common Flash Interface) compliant: allows host system to identify and accommodate multiple flash devices
- **Hardware features**
 - Sector Group Protection: hardware-level method of preventing write operations within a sector group
 - Temporary Sector Unprotect: V_{ID}-level method of charging code in locked sectors
 - WP#/ACC input accelerates programming time (when high voltage is applied) for greater throughput during system production. Protects first or last sector regardless of sector protection settings
 - Hardware reset input (RESET#) resets device
 - Ready/Busy# output (RY/BY#) detects program or erase cycle completion

General Description

The S29GL256/128/064/032M family of devices are 3.0 V single power Flash memory manufactured using 0.23 um MirrorBit technology. The S29GL256M is a 256 Mbit, organized as 16,777,216 words or 33,554,432 bytes. The S29GL128M is a 128 Mbit, organized as 8,388,608 words or 16,777,216 bytes. The S29GL064M is a 64 Mbit, organized as 4,194,304 words or 8,388,608 bytes. The S29GL032M is a 32 Mbit, organized as 2,097,152 words or 4,194,304 bytes. Depending on the model number, the devices have an 8-bit wide data bus only, 16-bit wide data bus only, or a 16-bit wide data bus that can also function as an 8-bit wide data bus by using the BYTE# input. The devices can be programmed either in the host system or in standard EPROM programmers.

Access times as fast as 90 ns (S29GL128M, S29GL064M, S29GL032M) or 100 ns (S29GL256M) are available. Note that each access time has a specific operating voltage range (V_{CC}) as specified in the [Product Selector Guide](#) and the [Ordering Information](#) sections. Package offerings include 40-pin TSOP, 48-pin TSOP, 56-pin tSOP, 48-ball fine-pitch BGA, 63-ball fine-pitch BGA, 80-ball fine-pitch BGA and 64-ball Fortified BGA, depending on model number. Each device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

Each device requires only a **single 3.0 volt power supply** for both read and write functions. In addition to a V_{CC} input, a high-voltage **accelerated program (ACC)** feature provides shorter programming times through increased current on the WP#/ACC or ACC input, depending on model number. This feature is intended to facilitate factory throughput during system production, but may also be used in the field if desired.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the device using standard microprocessor write timing. Write cycles also internally latch addresses and data needed for the programming and erase operations.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Device programming and erasure are initiated through command sequences. Once a program or erase operation has begun, the host system need only poll the DQ7 (Data# Polling) or DQ6 (toggle) **status bits** or monitor the **Ready/Busy# (RY/BY#)** output to determine whether the operation is complete.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature allows the host system to pause an erase operation in a given sector to read or program any other sector and then complete the erase operation. The **Program Suspend/Program Resume** feature enables the host system to pause a program operation in a given sector to read any other sector and then complete the program operation.

The **hardware RESET# pin** terminates any operation in progress and resets the device, after which it is then ready for a new operation. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device,

enabling the host system to read boot-up firmware from the Flash memory device.

The device reduces power consumption in the **standby mode** when it detects specific voltage levels on CE# and RESET#, or when addresses have been stable for a specified period of time.

The **Write Protect (WP#)** feature protects the first or last sector by asserting a logic low on the WP#/ACC pin or WP# pin, depending on model number. The protected sector will still be protected even during accelerated programming.

The **SecSi™ (Secured Silicon) Sector** provides a 128-word/256-byte area for code or data that can be permanently protected. Once this sector is protected, no further changes within the sector can occur.

Spansion MirrorBit flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via hot-hole assisted erase. The data is programmed using hot electron injection.

Table of Contents

Product Selector Guide	6	Table 16. S29GL032M (Model R1) Top Boot Sector Protection ..	79
S29GL256M	6	Table 17. S29GL032M (Model R2) Bottom Boot	
S29GL128M	6	Sector Protection	80
S29GL064M	6	Table 18. S29GL032M (Models R3, R4) Sector Group Protection/Un-	
S29GL032M	6	protection Address Table	81
Block Diagram	7	Table 19. S29GL065M (Model R0) Sector Group Protection/Unpro-	
Connection Diagrams	8	tection Address Table	82
Special Package Handling Instructions	13	Table 20. S29GL064M (Model R1) Top Boot Sector Protection ..	83
Special Package Handling Instructions	14	Table 21. S29GL064M (Model R2) Bottom Boot	
Logic Symbol-S29GL032M (Model R0)	16	Sector Protection	84
Logic Symbol-S29GL032M (Models R1, R2)	16	Table 22. S29GL064M (Model R3, R4) Sector Group Protection/Un-	
Logic Symbol-S29GL032M (Models R3, R4)	16	protection Address Table	85
Logic Symbol-S29GL064M (Model R0)	17	Table 23. S29GL064M (Model R5) Sector Group Protection/Unpro-	
Logic Symbol-S29GL064M (Models R1, R2)	17	tection Address Table	86
Logic Symbol-S29GL064M (Models R3, R4)	17	Table 24. S29GL064M (Models R6, R7) Sector Group Protection/Un-	
Logic Symbol-S29GL064M (Model R5)	18	protection Address Table	87
Logic Symbol-S29GL064M (Model R6, R7)	18	Table 25. S29GL128M Sector Group Protection/Unprotection	
Logic Symbol-S29GL128M	18	Address Table	87
Logic Symbol-S29GL256M	19	Table 26. S29GL256M Sector Group Protection/Unprotection	
Ordering Information-S29GL032M	20	Address Table	89
S29GL032M Standard Products	20	Temporary Sector Group Unprotect	93
Ordering Information-S29GL064M	22	Figure 1. Temporary Sector Group Unprotect Operation	93
S29GL064M Standard Products	22	Figure 2. In-System Sector Group	
Ordering Information-S29GL128M	24	Protect/Unprotect Algorithms.....	94
S29GL128M Standard Products	24	SecSi (Secured Silicon) Sector Flash Memory Region	95
Ordering Information-S29GL256M	25	Write Protect (WP#)	96
S29GL256M Standard Products	25	Hardware Data Protection	96
Device Bus Operations	26	Low VCC Write Inhibit	96
Table 1. Device Bus Operations	26	Write Pulse "Glitch" Protection	97
Word/Byte Configuration	26	Logical Inhibit	97
Requirements for Reading Array Data	26	Power-Up Write Inhibit	97
Page Mode Read	27	Common Flash Memory Interface (CFI)	97
Writing Commands/Command Sequences	27	Table 28. System Interface String	98
Write Buffer	27	Command Definitions	101
Accelerated Program Operation	27	Reading Array Data	101
Autoselect Functions	28	Reset Command	101
Standby Mode	28	Autoselect Command Sequence	102
Automatic Sleep Mode	28	Enter SecSi Sector/Exit SecSi Sector Command Sequence	102
RESET#: Hardware Reset Pin	28	Write Buffer Programming	102
Output Disable Mode	29	Accelerated Program	104
Table 2. S29GL032M (Model R0) Sector Address Table	30	Figure 3. Write Buffer Programming Operation.....	105
Table 3. S29GL032M (Models R1, R2) Sector Address Table	32	Program Suspend/Program Resume Command Sequence	106
Table 4. S29GL032M (Model R3) Top Boot Sector Architecture	34	Figure 4. Program Suspend/Program Resume	107
Table 5. S29GL032M (Model R4) Bottom Boot Sector Architecture	36	Chip Erase Command Sequence	107
Table 6. S29GL064M (Model R0) Sector Address Table	38	Sector Erase Command Sequence	108
Table 7. S29GL064M (Models R1, R2) Sector Address Table	42	Figure 5. Erase Operation	109
Table 8. S29GL064M (Model R3) Top Boot Sector Architecture	46	Erase Suspend/Erase Resume Commands	109
Table 9. S29GL064M (Model R4) Bottom Boot Sector Architecture	50	Command Definitions	111
Table 10. S29GL064M (Model R5) Sector Address Table	53	Table 31. Command Definitions (x16 Mode, BYTE# = V _{IH})	111
Table 11. S29GL064M (Models R6, R7) Sector Address Table ..	56	Table 32. Command Definitions (x8 Mode, BYTE# = V _{IL}).....	112
Table 12. S29GL128M Sector Address Table	60	Write Operation Status	113
Table 13. S29GL256M Sector Address Table	66	DQ7: Data# Polling	113
Autoselect Mode	77	Figure 6. Data# Polling Algorithm	114
Table 14. Autoselect Codes, (High Voltage Method)	78	RY/BY#: Ready/Busy#	114
Sector Group Protection and Unprotection	78	DQ6: Toggle Bit I	115
Table 15. S29GL032M (Model R0) Sector Group Protection/Unpro-		Figure 7. Toggle Bit Algorithm	116
tection Address Table	79	DQ2: Toggle Bit II	116
		Reading Toggle Bits DQ6/DQ2	117
		DQ5: Exceeded Timing Limits	117
		DQ3: Sector Erase Timer	117

DQI: Write-to-Buffer Abort	118	Figure 18. Data# Polling Timings (During Embedded Algorithms).....	132
Table 33. Write Operation Status	118	Figure 19. Toggle Bit Timings (During Embedded Algorithms)	133
Figure 8. Maximum Negative Overshoot Waveform	119	Figure 20. DQ2 vs. DQ6.....	133
Figure 9. Maximum Positive Overshoot Waveform	119	Temporary Sector Unprotect	134
Operating Ranges	119	Figure 21. Temporary Sector Group Unprotect Timing Diagram	134
DC Characteristics	120	Figure 22. Sector Group Protect and Unprotect Timing Diagram	135
Test Conditions	121	Alternate CE# Controlled Erase and Program Operations- S29GL256M	136
Figure 10. Test Setup	121	Alternate CE# Controlled Erase and Program Operations- S29GLI28M	137
Table 34. Test Specifications	121	Alternate CE# Controlled Erase and Program Operations- S29GL064M	138
Key to Switching Waveforms	121	Alternate CE# Controlled Erase and Program Operations- S29GL032M	139
Figure 11. Input Waveforms and Measurement Levels.....	121	Figure 23. Alternate CE# Controlled Write (Erase/Program) Operation Timings.....	140
AC Characteristics	122	Erase And Programming Performance	141
Read-Only Operations-S29GL256M only	122	Latchup Characteristics	141
Read-Only Operations-S29GLI28M only	122	TSOP Pin and BGA Package Capacitance	142
Read-Only Operations-S29GL064M only	123	For package types TA, TF, BA, BF, FA, FF (refer to Ordering Information Pages):	142
Read-Only Operations-S29GL032M only	123	For package types TB, TC, BB, BC (refer to Ordering Information Pages):	142
Figure 12. Read Operation Timings	124	Physical Dimensions	143
Figure 13. Page Read Timings	124		
Hardware Reset (RESET#)	125		
Figure 14. Reset Timings.....	125		
Erase and Program Operations-S29GL256M only	126		
Erase and Program Operations-S29GLI28M only	127		
Erase and Program Operations-S29GL064M only	128		
Erase and Program Operations-S29GL032M only	129		
Figure 15. Program Operation Timings	130		
Figure 16. Accelerated Program Timing Diagram	130		
Figure 17. Chip/Sector Erase Operation Timings	131		

Product Selector Guide

S29GL256M

Part Number	S29GL256M	
Speed Option	I0	II
Max. Access Time (ns)	100	110
Max. CE# Access Time (ns)	100	110
Max. Page Access Time (ns)	30	30
Max. OE# Access Time (ns)	30	30

S29GLI28M

Part Number	S29GLI28M	
Speed Option	90	I0
Max. Access Time (ns)	90	100
Max. CE# Access Time (ns)	90	100
Max. Page Access Time (ns)	25	30
Max. OE# Access Time (ns)	25	30


S29GL064M

Part Number	S29GL064M		
Speed Option	90	I0	II
Max. Access Time (ns)	90	100	110
Max. CE# Access Time (ns)	90	100	110
Max. Page Access Time (t _{PACC})	25	30	30
Max. OE# Access Time (ns)	25	30	30

S29GL032M



Part Number	S29GL032M		
Speed Option	90	I00	II
Max. Access Time (ns)	90	100	110
Max. CE# Access Time (ns)	90	100	110
Max. Page Access Time (t _{PACC})	25	30	30
Max. OE# Access Time (ns)	25	30	30

Block Diagram





** A_{Max} GL256M = A23, A_{Max} GL128M = A22, A_{Max} GL064M = A21 (A_{Max} GL064M-00 = A22),
 A_{Max} GL032M = A20 (A_{Max} GL032M-00 = A21)



Connection Diagrams



Connection Diagrams




Connection Diagrams



Connection Diagrams

64-ball Fortified BGA
Top View, Balls Facing Down



Special Package Handling Instructions


Special handling is required for Flash Memory products in molded packages (TSOP and BGA). The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

Notes:

1. Ball C5 is NC on S29GL032M.
2. Ball B8 is NC on S29GL064M and S29GL032M.
3. Ball C8 is NC on S29GL128M and S29GL032M.

Connection Diagrams

63-Ball Fine-Pitch BGA
Top View, Balls Facing Down




Special Package Handling Instructions

Special handling is required for Flash Memory products in molded packages (TSOP, BGA, SSOP, PDIP, PLCC). The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

CONNECTION DIAGRAMS

48-ball Fine-pitch BGA
Top View, Balls Facing Down




Special Package Handling Instructions

Special handling is required for Flash Memory products in molded packages (TSOP, BGA, SSOP, PDIP, PLCC). The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

CONNECTION DIAGRAMS

80-ball Fine-pitch BGA
Top View, Balls Facing Down




Special Package Handling Instructions

Special handling is required for Flash Memory products in molded packages (TSOP, BGA, SSOP, PDIP, PLCC). The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.


Pin Description

A23-A0	=	24 Address inputs
A22-A0	=	23 Address inputs
A21-A0	=	22 Address inputs
A20-A0	=	21 Address inputs
DQ7-DQ0	=	8 Data inputs/outputs
DQ14-DQ0	=	15 Data inputs/outputs
DQ15/A-1	=	DQ15 (Data input/output, word mode), A-1 (LSB Address input, byte mode)
CE#	=	Chip Enable input
OE#	=	Output Enable input
WE#	=	Write Enable input
WP#/ACC	=	Hardware Write Protect input/Programming Acceleration input
ACC	=	Acceleration input
WP#	=	Hardware Write Protect input
RESET#	=	Hardware Reset Pin input
RY/BY#	=	Ready/Busy output
BYTE#	=	Selects 8-bit or 16-bit mode
V _{CC}	=	3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances)
V _{SS}	=	Device Ground
NC	=	Pin Not Connected Internally


Logic Symbol-S29GL032M (Model R0)




Logic Symbol-S29GL032M (Models R1, R2)




Logic Symbol-S29GL032M (Models R3, R4)




Logic Symbol-S29GL064M (Model R0)




Logic Symbol-S29GL064M (Models R1, R2)




Logic Symbol-S29GL064M (Models R3, R4)




Logic Symbol-S29GL064M (Model R5)




Logic Symbol-S29GL064M (Model R6, R7)



Logic Symbol-S29GL128M




Logic Symbol-S29GL256M



Ordering Information-S29GL032M

S29GL032M Standard Products

Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Valid Combinations for TSOP Package			Package
S29GL032M10 S29GL032M11	TAI TFI	R02	TS040
	TAI TFI	R12 R22	TS056
	TAI TFI	R32 R42	TS048
	TBI TCI		FPT-48P-M19

Valid Combinations for BGA Package			Package
S29GL032M10 S29GL032M11	BAI BFI	R02	FBC048
	FAI FFI	R12 R22	LAA064
	BAI BFI	R32 R42	FBC048
	FAI FFI		LAA064
	BBI BCI		BGA-48P-M20

Note:

1. The package marking consists of characters 4-16 of the 17 character order number

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note:

1. For availability of ordering numbers beginning with S29GL032M90 and S29GL032M95.

Ordering Information-S29GL064M

S29GL064M Standard Products

Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:

S29GL064M	90	T	A	I	RI	2	
							<p>PACKAGE TYPE 2 = 7" Tape and Reel</p> <p>MODEL NUMBER R0 = x8, V_{CC}=3.0-3.6V, Uniform sector device R1 = x8/x16, V_{CC}=3.0-3.6V, Uniform sector device, highest address sector protected when WP#/ACC=V_{IL} R2 = x8/x16, V_{CC}=3.0-3.6V, Uniform sector device, lowest address sector protected when WP#/ACC=V_{IL} R3 = x8/x16, V_{CC}=3.0-3.6V, Top boot sector device, top two address sectors protected R4 = x8/x16, V_{CC}=3.0-3.6V, Bottom boot sector device, bottom two address sectors protected R5 = x16, V_{CC}=3.0-3.6V, Uniform sector device R6 = x16, V_{CC}=2.7-3.6V, Uniform sector device, highest address sector protected when WP#=V_{IL} R7 = x16, V_{CC}=3.0-3.6V, Uniform sector device, lowest address sector protected when WP#=V_{IL} R8 = x8/x16, V_{CC}=3.0-3.6V, Uniform sector device, highest address sector protected when WP#/ACC=V_{IL} R9 = x8/x16, V_{CC}=3.0-3.6V, Uniform sector device, lowest address sector protected when WP#/ACC=V_{IL}</p> <p>TEMPERATURE RANGE I = Industrial (-40°C to +85°C)</p> <p>PACKAGE MATERIAL SET A = Standard [For 48-pin TSOPs, Cu Lead Frame] F = Pb-Free [For 48-pin TSOPs, Cu Lead Frame] B = Standard [For 48-pin TSOPs, Alloy-42 Lead Frame] C = Pb-Free [For 48-pin TSOPs, Alloy-42 Lead Frame]</p> <p>PACKAGE TYPE T = Thin Small Outline Package (TSOP) Standard Pinout R = Thin Small Outline Package (TSOP) Reverse Pinout B = Fine-pitch Ball-Grid Array Package F = Fortified Ball-Grid Array Package</p> <p>SPEED OPTION See Product Selector Guide and Valid Combinations</p>
							<p>DEVICE NUMBER/DESCRIPTION S29GL064M 64 Megabit Page-Mode Flash Memory Manufactured using 0.23 um MirrorBit™ Process Technology, 3.0 Volt-only Read, Program, and Erase</p>

Valid Combinations for TSOP Package			Package
S29GL064M90 S29GL064M10 S29GL064M11	TAI TFI	R02 R32 R42 R62 R72	TS040
	TAI TFI	R12 R22	TS056
	TBI TCI	R12 R22 R62 R72	FPT-48P-M19
	ZBI ZCI	R82 R92	FPT-56P-M01

Valid Combinations for BGA Package			Package
S29GL064M90 S29GL064M10 S29GL064M11	BAI BFI	R02 R32 R42 R52	FBC048
	FAI FFI	R12 R22 R32 R42 R52	LAA064
	BBI BCI	R12 R22	BGA-80P-M01
	BBI BCI	R52	BGA-63P-M02

Note:

1. The package marking consists of characters 4-16 of the 17 character order number


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Ordering Information-S29GL128M

S29GL128M Standard Products

Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Valid Combinations for TSOP Package			Package
S29GL128M90 S29GL128MI0	TAI TFI	RI2 R22	TS056
	TBI TCI		FPT-56P-M0I

Valid Combinations for BGA Package			Package
S29GL128M90 S29GL0128MI0	FAI FFI	RI2 R22	LAA064

Note:

- The package marking consists of characters 4-16 of the 17 character order number


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Ordering Information-S29GL256M

S29GL256M Standard Products

Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the following:



Valid Combinations for TSOP Package			Package
S29GL256M10 S29GL256M11	TAI TFI	RI2 R22	TS056

Valid Combinations for BGA Package			Package
S29GL256M10 S29GL256M11	FAI FFI	RI2 R22	LAC064

Note:

- The package marking consists of characters 4-16 of the 17 character order number

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Table 1. Device Bus Operations

Operation	CE#	OE#	WE#	RESET#	WP#	ACC	Addresses (Note 2)	DQ0– DQ7	DQ8–DQ15	
									BYTE# = V _{IH}	BYTE# = V _{IL}
Read	L	L	H	H	X	X	A _{IN}	D _{OUT}	D _{OUT}	DQ8–DQ14 = High-Z, DQ15 = A-1
Write (Program/Erase)	L	H	L	H	(Note 2)	X	A _{IN}	(Note 3)	(Note 3)	
Accelerated Program	L	H	L	H	(Note 2)	V _{HH}	A _{IN}	(Note 3)	(Note 3)	
Standby	V _{CC} ± 0.3 V	X	X	V _{CC} ± 0.3 V	X	H	X	High-Z	High-Z	High-Z
Output Disable	L	H	H	H	X	X	X	High-Z	High-Z	High-Z
Reset	X	X	X	L	X	X	X	High-Z	High-Z	High-Z

Legend: L = Logic Low = V_{IL}, H = Logic High = V_{IH}, V_{ID} = 11.5–12.5 V, V_{HH} = 11.5–12.5V, X = Don't Care, SA = Sector Address, A_{IN} = Address In, D_{IN} = Data In, D_{OUT} = Data Out

Notes:

- Addresses are A_{Max}:A₀ in word mode; A_{Max}:A-1 in byte mode. Sector addresses are A_{Max}:A16 in both modes.
- If WP# = V_{IL}, the first or last sector group remains protected. If WP# = V_{IH}, the first or last sector will be protected or unprotected as determined by the method described in "Write Protect (WP#)". All sectors are unprotected when shipped from the factory (The SecSi Sector may be factory protected depending on version ordered.)
- D_{IN} or D_{OUT} as required by command sequence, data polling, or sector protect algorithm (see Figure 2).

Word/Byte Configuration

The BYTE# pin controls whether the device data I/O pins operate in the byte or word configuration. If the BYTE# pin is set at logic '1', the device is in word configuration, DQ0–DQ15 are active and controlled by CE# and OE#.

If the BYTE# pin is set at logic '0', the device is in byte configuration, and only data I/O pins DQ0–DQ7 are active and controlled by CE# and OE#. The data I/O pins DQ8–DQ14 are tri-stated, and the DQ15 pin is used as an input for the LSB (A-1) address function.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V_{IL}. CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH}.

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See “Reading Array Data” for more information. Refer to the AC Read-Only Operations table for timing specifications and the timing diagram. Refer to the DC Characteristics table for the active current specification on reading array data.

Page Mode Read

The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. The page size of the device is 8 words/16 bytes. The appropriate page is selected by the higher address bits A(max)–A3. Address bits A2–A0 in word mode (A2–A-1 in byte mode) determine the specific word within a page. This is an asynchronous operation; the microprocessor supplies the specific word location.

The random or initial page access is equal to t_{ACC} or t_{CE} and subsequent page read accesses (as long as the locations specified by the microprocessor falls within that page) is equivalent to t_{PACC} . When CE# is deasserted and reasserted for a subsequent access, the access time is t_{ACC} or t_{CE} . Fast page mode accesses are obtained by keeping the “read-page addresses” constant and changing the “intra-read page” addresses.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to V_{IL} , and OE# to V_{IH} . An erase operation can erase one sector, multiple sectors, or the entire device. Table 2 indicates the address space that each sector occupies.

Refer to the DC Characteristics table for the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

Write Buffer

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. See “Write Buffer” for more information.

Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC or ACC pin, depending on model number. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts V_{HH} on this pin, the device temporarily unprotects any protected sector groups, and uses the higher voltage on the pin to reduce the time required for program operations. Removing V_{HH} from the WP#/ACC or ACC pin returns the device to normal operation. *Note that the WP#/ACC or ACC pin must*

not be at V_{HH} for operations other than accelerated programming, or device damage may result. $WP\#$ has an internal pullup; when unconnected, $WP\#$ is at V_{IH} .

Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the “Autoselect Mode” section on page 77 and “Autoselect Command Sequence” section on page 102 sections for more information.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at $V_{CC} \pm 0.3$ V. (Note that this is a more restricted voltage range than V_{IH} .) If CE# and RESET# are held at V_{IH} , but not within $V_{CC} \pm 0.3$ V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

Refer to the “DC Characteristics” section on page 129 for the standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for $t_{ACC} + 30$ ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. Refer to the “DC Characteristics” section on page 129 for the automatic sleep mode current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS} \pm 0.3$ V, the device draws CMOS standby current (I_{CC5}). If RESET# is held at V_{IL} but not within $V_{SS} \pm 0.3$ V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 14 for the timing diagram.

Output Disable Mode

When the OE# input is at V_{IH} , output from the device is disabled. The output pins are placed in the high impedance state.

Table 2. S29GL032M (Model R0) Sector Address Table

Sector	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA0	0	0	0	0	0	0	000000–00FFFF
SA1	0	0	0	0	0	1	010000–01FFFF
SA2	0	0	0	0	1	0	020000–02FFFF
SA3	0	0	0	0	1	1	030000–03FFFF
SA4	0	0	0	1	0	0	040000–04FFFF
SA5	0	0	0	1	0	1	050000–05FFFF
SA6	0	0	0	1	1	0	060000–06FFFF
SA7	0	0	0	1	1	1	070000–07FFFF
SA8	0	0	1	0	0	0	080000–08FFFF
SA9	0	0	1	0	0	1	090000–09FFFF
SA10	0	0	1	0	1	0	0A0000–0AFFFF
SA11	0	0	1	0	1	1	0B0000–0BFFFF
SA12	0	0	1	1	0	0	0C0000–0CFFFF
SA13	0	0	1	1	0	1	0D0000–0DFFFF
SA14	0	0	1	1	1	0	0E0000–0EFFFF
SA15	0	0	1	1	1	1	0F0000–0FFFFF
SA16	0	1	0	0	0	0	100000–10FFFF
SA17	0	1	0	0	0	1	110000–11FFFF
SA18	0	1	0	0	1	0	120000–12FFFF
SA19	0	1	0	0	1	1	130000–13FFFF
SA20	0	1	0	1	0	0	140000–14FFFF
SA21	0	1	0	1	0	1	150000–15FFFF
SA22	0	1	0	1	1	0	160000–16FFFF
SA23	0	1	0	1	1	1	170000–17FFFF
SA24	0	1	1	0	0	0	180000–18FFFF
SA25	0	1	1	0	0	1	190000–19FFFF
SA26	0	1	1	0	1	0	1A0000–1AFFFF
SA27	0	1	1	0	1	1	1B0000–1BFFFF
SA28	0	1	1	1	0	0	1C0000–1CFFFF
SA29	0	1	1	1	0	1	1D0000–1DFFFF
SA30	0	1	1	1	1	0	1E0000–1EFFFF
SA31	0	1	1	1	1	1	1F0000–1FFFFF
SA32	1	0	0	0	0	0	200000–20FFFF
SA33	1	0	0	0	0	1	210000–21FFFF
SA34	1	0	0	0	1	0	220000–22FFFF

Table 2. S29GL032M (Model R0) Sector Address Table (Continued)

Sector	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA35	1	0	0	0	1	1	230000–23FFFF
SA36	1	0	0	1	0	0	240000–24FFFF
SA37	1	0	0	1	0	1	250000–25FFFF
SA38	1	0	0	1	1	0	260000–26FFFF
SA39	1	0	0	1	1	1	270000–27FFFF
SA40	1	0	1	0	0	0	280000–28FFFF
SA41	1	0	1	0	0	1	290000–29FFFF
SA42	1	0	1	0	1	0	2A0000–2AFFFF
SA43	1	0	1	0	1	1	2B0000–2BFFFF
SA44	1	0	1	1	0	0	2C0000–2CFFFF
SA45	1	0	1	1	0	1	2D0000–2DFFFF
SA46	1	0	1	1	1	0	2E0000–2EFFFF
SA47	1	0	1	1	1	1	2F0000–2FFFFFFF
SA48	1	1	0	0	0	0	300000–30FFFF
SA49	1	1	0	0	0	1	310000–31FFFF
SA50	1	1	0	0	1	0	320000–32FFFF
SA51	1	1	0	0	1	1	330000–33FFFF
SA52	1	1	0	1	0	0	340000–34FFFF
SA53	1	1	0	1	0	1	350000–35FFFF
SA54	1	1	0	1	1	0	360000–36FFFF
SA55	1	1	0	1	1	1	370000–37FFFF
SA56	1	1	1	0	0	0	380000–38FFFF
SA57	1	1	1	0	0	1	390000–39FFFF
SA58	1	1	1	0	1	0	3A0000–3AFFFF
SA59	1	1	1	0	1	1	3B0000–3BFFFF
SA60	1	1	1	1	0	0	3C0000–3CFFFF
SA61	1	1	1	1	0	1	3D0000–3DFFFF
SA62	1	1	1	1	1	0	3E0000–3EFFFF
SA63	1	1	1	1	1	1	3F0000–3FFFFFFF

Table 3. S29GL032M (Models RI, R2) Sector Address Table

Sector	A20-A15						Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA0	0	0	0	0	0	0	64/32	000000–00FFFF	000000–007FFF
SA1	0	0	0	0	0	1	64/32	010000–01FFFF	008000–00FFFF
SA2	0	0	0	0	1	0	64/32	020000–02FFFF	010000–017FFF
SA3	0	0	0	0	1	1	64/32	030000–03FFFF	018000–01FFFF
SA4	0	0	0	1	0	0	64/32	040000–04FFFF	020000–027FFF
SA5	0	0	0	1	0	1	64/32	050000–05FFFF	028000–02FFFF
SA6	0	0	0	1	1	0	64/32	060000–06FFFF	030000–037FFF
SA7	0	0	0	1	1	1	64/32	070000–07FFFF	038000–03FFFF
SA8	0	0	1	0	0	0	64/32	080000–08FFFF	040000–047FFF
SA9	0	0	1	0	0	1	64/32	090000–09FFFF	048000–04FFFF
SA10	0	0	1	0	1	0	64/32	0A0000–0AFFFF	050000–057FFF
SA11	0	0	1	0	1	1	64/32	0B0000–0BFFFF	058000–05FFFF
SA12	0	0	1	1	0	0	64/32	0C0000–0CFFFF	060000–067FFF
SA13	0	0	1	1	0	1	64/32	0D0000–0DFFFF	068000–06FFFF
SA14	0	0	1	1	1	0	64/32	0E0000–0EFFFF	070000–077FFF
SA15	0	0	1	1	1	1	64/32	0F0000–0FFFFF	078000–07FFFF
SA16	0	1	0	0	0	0	64/32	100000–10FFFF	080000–087FFF
SA17	0	1	0	0	0	1	64/32	110000–11FFFF	088000–08FFFF
SA18	0	1	0	0	1	0	64/32	120000–12FFFF	090000–097FFF
SA19	0	1	0	0	1	1	64/32	130000–13FFFF	098000–09FFFF
SA20	0	1	0	1	0	0	64/32	140000–14FFFF	0A0000–0A7FFF
SA21	0	1	0	1	0	1	64/32	150000–15FFFF	0A8000–0AFFFF
SA22	0	1	0	1	1	0	64/32	160000–16FFFF	0B0000–0B7FFF
SA23	0	1	0	1	1	1	64/32	170000–17FFFF	0B8000–0BFFFF
SA24	0	1	1	0	0	0	64/32	180000–18FFFF	0C0000–0C7FFF
SA25	0	1	1	0	0	1	64/32	190000–19FFFF	0C8000–0CFFFF
SA26	0	1	1	0	1	0	64/32	1A0000–1AFFFF	0D0000–0D7FFF
SA27	0	1	1	0	1	1	64/32	1B0000–1BFFFF	0D8000–0DFFFF
SA28	0	1	1	1	0	0	64/32	1C0000–1CFFFF	0E0000–0E7FFF
SA29	0	1	1	1	0	1	64/32	1D0000–1DFFFF	0E8000–0EFFFF
SA30	0	1	1	1	1	0	64/32	1E0000–1EFFFF	0F0000–0F7FFF
SA31	0	1	1	1	1	1	64/32	1F0000–1FFFFF	0F8000–0FFFFF
SA32	1	0	0	0	0	0	64/32	200000–20FFFF	100000–107FFF
SA33	1	0	0	0	0	1	64/32	210000–21FFFF	108000–10FFFF
SA34	1	0	0	0	1	0	64/32	220000–22FFFF	110000–117FFF
SA35	1	0	0	0	1	1	64/32	230000–23FFFF	118000–11FFFF
SA36	1	0	0	1	0	0	64/32	240000–24FFFF	120000–127FFF
SA37	1	0	0	1	0	1	64/32	250000–25FFFF	128000–12FFFF
SA38	1	0	0	1	1	0	64/32	260000–26FFFF	130000–137FFF
SA39	1	0	0	1	1	1	64/32	270000–27FFFF	138000–13FFFF
SA40	1	0	1	0	0	0	64/32	280000–28FFFF	140000–147FFF
SA41	1	0	1	0	0	1	64/32	290000–29FFFF	148000–14FFFF
SA42	1	0	1	0	1	0	64/32	2A0000–2AFFFF	150000–157FFF
SA43	1	0	1	0	1	1	64/32	2B0000–2BFFFF	158000–15FFFF
SA44	1	0	1	1	0	0	64/32	2C0000–2CFFFF	160000–167FFF

Table 3. S29GL032M (Models R1, R2) Sector Address Table (Continued)

Sector	A20-A15						Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA45	1	0	1	1	0	1	64/32	2D0000–2DFFFF	I68000–I6FFFF
SA46	1	0	1	1	1	0	64/32	2E0000–2EFFFF	I70000–I7FFFF
SA47	1	0	1	1	1	1	64/32	2F0000–2FFFFF	I78000–I7FFFF
SA48	1	1	0	0	0	0	64/32	300000–30FFFF	I80000–I8FFFF
SA49	1	1	0	0	0	1	64/32	310000–31FFFF	I88000–I8FFFF
SA50	1	1	0	0	1	0	64/32	320000–32FFFF	I90000–I9FFFF
SA51	1	1	0	0	1	1	64/32	330000–33FFFF	I98000–I9FFFF
SA52	1	1	0	1	0	0	64/32	340000–34FFFF	IA0000–IA7FFF
SA53	1	1	0	1	0	1	64/32	350000–35FFFF	IA8000–IAFFFF
SA54	1	1	0	1	1	0	64/32	360000–36FFFF	IB0000–IB7FFF
SA55	1	1	0	1	1	1	64/32	370000–37FFFF	IB8000–IBFFFF
SA56	1	1	1	0	0	0	64/32	380000–38FFFF	IC0000–IC7FFF
SA57	1	1	1	0	0	1	64/32	390000–39FFFF	IC8000–ICFFFF
SA58	1	1	1	0	1	0	64/32	3A0000–3AFFFF	ID0000–ID7FFF
SA59	1	1	1	0	1	1	64/32	3B0000–3BFFFF	ID8000–IDFFFF
SA60	1	1	1	1	0	0	64/32	3C0000–3CFFFF	IE0000–IE7FFF
SA61	1	1	1	1	0	1	64/32	3D0000–3DFFFF	IE8000–IEFFFF
SA62	1	1	1	1	1	0	64/32	3E0000–3EFFFF	IF0000–IF7FFF
SA63	1	1	1	1	1	1	64/32	3F0000–3FFFFF	IF8000–IFFFFF

Table 4. S29GL032M (Model R3) Top Boot Sector Architecture

Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA0	000000xxx	64/32	000000h–00FFFFh	00000h–07FFFh
SA1	000001xxx	64/32	010000h–01FFFFh	08000h–0FFFFh
SA2	000010xxx	64/32	020000h–02FFFFh	10000h–17FFFh
SA3	000011xxx	64/32	030000h–03FFFFh	18000h–1FFFFh
SA4	000100xxx	64/32	040000h–04FFFFh	20000h–27FFFh
SA5	000101xxx	64/32	050000h–05FFFFh	28000h–2FFFFh
SA6	000110xxx	64/32	060000h–06FFFFh	30000h–37FFFh
SA7	000111xxx	64/32	070000h–07FFFFh	38000h–3FFFFh
SA8	001000xxx	64/32	080000h–08FFFFh	40000h–47FFFh
SA9	001001xxx	64/32	090000h–09FFFFh	48000h–4FFFFh
SA10	001010xxx	64/32	0A0000h–0AFFFFh	50000h–57FFFh
SA11	001011xxx	64/32	0B0000h–0BFFFFh	58000h–5FFFFh
SA12	001100xxx	64/32	0C0000h–0CFFFFh	60000h–67FFFh
SA13	001101xxx	64/32	0D0000h–0DFFFFh	68000h–6FFFFh
SA14	001110xxx	64/32	0E0000h–0EFFFFh	70000h–77FFFh
SA15	001111xxx	64/32	0F0000h–0FFFFFh	78000h–7FFFFh
SA16	010000xxx	64/32	100000h–00FFFFh	80000h–87FFFh
SA17	010001xxx	64/32	110000h–11FFFFh	88000h–8FFFFh
SA18	010010xxx	64/32	120000h–12FFFFh	90000h–97FFFh
SA19	010011xxx	64/32	130000h–13FFFFh	98000h–9FFFFh
SA20	010100xxx	64/32	140000h–14FFFFh	A0000h–A7FFFh
SA21	010101xxx	64/32	150000h–15FFFFh	A8000h–AFFFFh
SA22	010110xxx	64/32	160000h–16FFFFh	B0000h–B7FFFh
SA23	010111xxx	64/32	170000h–17FFFFh	B8000h–BFFFFh
SA24	011000xxx	64/32	180000h–18FFFFh	C0000h–C7FFFh
SA25	011001xxx	64/32	190000h–19FFFFh	C8000h–CFFFFh
SA26	011010xxx	64/32	1A0000h–1AFFFFh	D0000h–D7FFFh
SA27	011011xxx	64/32	1B0000h–1BFFFFh	D8000h–DFFFFh
SA28	011000xxx	64/32	1C0000h–1CFFFFh	E0000h–E7FFFh
SA29	011101xxx	64/32	1D0000h–1DFFFFh	E8000h–EFFFFh
SA30	011110xxx	64/32	1E0000h–1EFFFFh	F0000h–F7FFFh
SA31	011111xxx	64/32	1F0000h–1FFFFFh	F8000h–FFFFFh
SA32	100000xxx	64/32	200000h–20FFFFh	F9000h–107FFFh
SA33	100001xxx	64/32	210000h–21FFFFh	108000h–10FFFFh
SA34	100010xxx	64/32	220000h–22FFFFh	110000h–117FFFh
SA35	101011xxx	64/32	230000h–23FFFFh	118000h–11FFFFh
SA36	100100xxx	64/32	240000h–24FFFFh	120000h–127FFFh
SA37	100101xxx	64/32	250000h–25FFFFh	128000h–12FFFFh

Table 4. S29GL032M (Model R3) Top Boot Sector Architecture (Continued)

Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA38	I00I0xxx	64/32	260000h–26FFFFh	I30000h–I37FFFh
SA39	I00IIxxx	64/32	270000h–27FFFFh	I38000h–I3FFFFh
SA40	I0I000xxx	64/32	280000h–28FFFFh	I40000h–I47FFFh
SA41	I0I00Ixxx	64/32	290000h–29FFFFh	I48000h–I4FFFFh
SA42	I0I0I0xxx	64/32	2A0000h–2AFFFFh	I50000h–I57FFFh
SA43	I0I0IIxxx	64/32	2B0000h–2BFFFFh	I58000h–I5FFFFh
SA44	I0II00xxx	64/32	2C0000h–2CFFFFh	I60000h–I67FFFh
SA45	I0II0Ixxx	64/32	2D0000h–2DFFFFh	I68000h–I6FFFFh
SA46	I0IIIIxxx	64/32	2E0000h–2EFFFFh	I70000h–I77FFFh
SA47	I0IIIIxxx	64/32	2F0000h–2FFFFFh	I78000h–I7FFFFh
SA48	II0000xxx	64/32	300000h–30FFFFh	I80000h–I87FFFh
SA49	II000Ixxx	64/32	310000h–31FFFFh	I88000h–I8FFFFh
SA50	II00I0xxx	64/32	320000h–32FFFFh	I90000h–I97FFFh
SA51	II00IIxxx	64/32	330000h–33FFFFh	I98000h–I9FFFFh
SA52	I0I0I0xxx	64/32	340000h–34FFFFh	IA0000h–IA7FFFh
SA53	II0I0Ixxx	64/32	350000h–35FFFFh	IA8000h–IAFFFFh
SA54	II0II0xxx	64/32	360000h–36FFFFh	IB0000h–IB7FFFh
SA55	II0IIIxxx	64/32	370000h–37FFFFh	IB8000h–IBFFFFh
SA56	III000xxx	64/32	380000h–38FFFFh	IC0000h–IC7FFFh
SA57	III00Ixxx	64/32	390000h–39FFFFh	IC8000h–ICFFFFh
SA58	III0I0xxx	64/32	3A0000h–3AFFFFh	ID0000h–ID7FFFh
SA59	III0IIxxx	64/32	3B0000h–3BFFFFh	ID8000h–IDFFFFh
SA60	IIII00xxx	64/32	3C0000h–3CFFFFh	IE0000h–IE7FFFh
SA61	IIII0Ixxx	64/32	3D0000h–3DFFFFh	IE8000h–IEFFFFh
SA62	IIIIIIxxx	64/32	3E0000h–3EFFFFh	IF0000h–IF7FFFh
SA63	IIIIII000	8/4	3F0000h–3F1FFFh	IF8000h–IF8FFFh
SA64	IIIIII00I	8/4	3F2000h–3F3FFFh	IF9000h–IF9FFFh
SA65	IIIIII0I0	8/4	3F4000h–3F5FFFh	IFA000h–IFAFFFh
SA66	IIIIII0II	8/4	3F6000h–3F7FFFh	IFB000h–IFBFFFh
SA67	IIIIII000	8/4	3F8000h–3F9FFFh	IFC000h–IFCFFFh
SA68	IIIIII0I0	8/4	3FA000h–3FBFFFh	IFD000h–IFDFFFh
SA69	IIIIIIII0	8/4	3FC000h–3FDFFFh	IFE000h–IFEFFFh
SA70	IIIIIIIIII	8/4	3FE000h–3FFFFFh	IFF000h–IFFFFFh

Table 5. S29GL032M (Model R4) Bottom Boot Sector Architecture

Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA0	000000000	8/4	000000h–00FFFFh	00000h–00FFFh
SA1	000000001	8/4	002000h–003FFFh	01000h–01FFFh
SA2	000000010	8/4	004000h–005FFFh	02000h–02FFFh
SA3	000000011	8/4	006000h–007FFFh	03000h–03FFFh
SA4	000000100	8/4	008000h–009FFFh	04000h–04FFFh
SA5	000000101	8/4	00A000h–00BFFFh	05000h–05FFFh
SA6	000000110	8/4	00C000h–00DFFFh	06000h–06FFFh
SA7	000000111	8/4	00E000h–00FFFFh	07000h–07FFFh
SA8	000001xxx	64/32	010000h–01FFFFh	08000h–0FFFFh
SA9	000010xxx	64/32	020000h–02FFFFh	10000h–17FFFh
SA10	000011xxx	64/32	030000h–03FFFFh	18000h–1FFFFh
SA11	000100xxx	64/32	040000h–04FFFFh	20000h–27FFFh
SA12	000101xxx	64/32	050000h–05FFFFh	28000h–2FFFFh
SA13	000110xxx	64/32	060000h–06FFFFh	30000h–37FFFh
SA14	000111xxx	64/32	070000h–07FFFFh	38000h–3FFFFh
SA15	001000xxx	64/32	080000h–08FFFFh	40000h–47FFFh
SA16	001001xxx	64/32	090000h–09FFFFh	48000h–4FFFFh
SA17	001010xxx	64/32	0A0000h–0AFFFFh	50000h–57FFFh
SA18	001011xxx	64/32	0B0000h–0BFFFFh	58000h–5FFFFh
SA19	001100xxx	64/32	0C0000h–0CFFFFh	60000h–67FFFh
SA20	001101xxx	64/32	0D0000h–0DFFFFh	68000h–6FFFFh
SA21	001110xxx	64/32	0E0000h–0EFFFFh	70000h–77FFFh
SA22	001111xxx	64/32	0F0000h–0FFFFFh	78000h–7FFFFh
SA23	010000xxx	64/32	100000h–00FFFFh	80000h–87FFFh
SA24	010001xxx	64/32	110000h–11FFFFh	88000h–8FFFFh
SA25	010010xxx	64/32	120000h–12FFFFh	90000h–97FFFh
SA26	010011xxx	64/32	130000h–13FFFFh	98000h–9FFFFh
SA27	010100xxx	64/32	140000h–14FFFFh	A0000h–A7FFFh
SA28	010101xxx	64/32	150000h–15FFFFh	A8000h–AFFFFh
SA29	010110xxx	64/32	160000h–16FFFFh	B0000h–B7FFFh
SA30	010111xxx	64/32	170000h–17FFFFh	B8000h–BFFFFh
SA31	011000xxx	64/32	180000h–18FFFFh	C0000h–C7FFFh
SA32	011001xxx	64/32	190000h–19FFFFh	C8000h–CFFFFh
SA33	011010xxx	64/32	1A0000h–1AFFFFh	D0000h–D7FFFh
SA34	011011xxx	64/32	1B0000h–1BFFFFh	D8000h–DFFFFh
SA35	011000xxx	64/32	1C0000h–1CFFFFh	E0000h–E7FFFh
SA36	011101xxx	64/32	1D0000h–1DFFFFh	E8000h–EFFFFh
SA37	011110xxx	64/32	1E0000h–1EFFFFh	F0000h–F7FFFh

Table 5. S29GL032M (Model R4) Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A20–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA38	01111xxx	64/32	1F0000h–1FFFFFh	F8000h–FFFFFh
SA39	10000xxx	64/32	200000h–20FFFFh	F9000h–107FFFh
SA40	10001xxx	64/32	210000h–21FFFFh	108000h–10FFFFh
SA41	10001xxx	64/32	220000h–22FFFFh	110000h–117FFFh
SA42	10101xxx	64/32	230000h–23FFFFh	118000h–11FFFFh
SA43	10101xxx	64/32	240000h–24FFFFh	120000h–127FFFh
SA44	10101xxx	64/32	250000h–25FFFFh	128000h–12FFFFh
SA45	100110xxx	64/32	260000h–26FFFFh	130000h–137FFFh
SA46	10011xxx	64/32	270000h–27FFFFh	138000h–13FFFFh
SA47	10100xxx	64/32	280000h–28FFFFh	140000h–147FFFh
SA48	10101xxx	64/32	290000h–29FFFFh	148000h–14FFFFh
SA49	10101xxx	64/32	2A0000h–2AFFFFh	150000h–157FFFh
SA50	10101xxx	64/32	2B0000h–2BFFFFh	158000h–15FFFFh
SA51	10110xxx	64/32	2C0000h–2CFFFFh	160000h–167FFFh
SA52	10110xxx	64/32	2D0000h–2DFFFFh	168000h–16FFFFh
SA53	10110xxx	64/32	2E0000h–2EFFFFh	170000h–177FFFh
SA54	10111xxx	64/32	2F0000h–2FFFFFh	178000h–17FFFFh
SA55	11000xxx	64/32	300000h–30FFFFh	180000h–187FFFh
SA56	11000xxx	64/32	310000h–31FFFFh	188000h–18FFFFh
SA57	11001xxx	64/32	320000h–32FFFFh	190000h–197FFFh
SA58	11001xxx	64/32	330000h–33FFFFh	198000h–19FFFFh
SA59	100100xxx	64/32	340000h–34FFFFh	1A0000h–1A7FFFh
SA60	11010xxx	64/32	350000h–35FFFFh	1A8000h–1AFFFFh
SA61	11010xxx	64/32	360000h–36FFFFh	1B0000h–1B7FFFh
SA62	11011xxx	64/32	370000h–37FFFFh	1B8000h–1BFFFFh
SA63	11100xxx	64/32	380000h–38FFFFh	1C0000h–1C7FFFh
SA64	11100xxx	64/32	390000h–39FFFFh	1C8000h–1CFFFFh
SA65	11101xxx	64/32	3A0000h–3AFFFFh	1D0000h–1D7FFFh
SA66	11101xxx	64/32	3B0000h–3BFFFFh	1D8000h–1DFFFFh
SA67	11110xxx	64/32	3C0000h–3CFFFFh	1E0000h–1E7FFFh
SA68	11110xxx	64/32	3D0000h–3DFFFFh	1E8000h–1EFFFFh
SA69	11110xxx	64/32	3E0000h–3EFFFFh	1F0000h–1F7FFFh
SA70	11111xxx	64/32	3F0000h–3FFFFFh	1F8000h–1FFFFFh

Table 6. S29GL064M (Model R0) Sector Address Table

Sector	A22	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA0	0	0	0	0	0	0	0	000000–00FFFF
SA1	0	0	0	0	0	0	1	010000–01FFFF
SA2	0	0	0	0	0	1	0	020000–02FFFF
SA3	0	0	0	0	0	1	1	030000–03FFFF
SA4	0	0	0	0	1	0	0	040000–04FFFF
SA5	0	0	0	0	1	0	1	050000–05FFFF
SA6	0	0	0	0	1	1	0	060000–06FFFF
SA7	0	0	0	0	1	1	1	070000–07FFFF
SA8	0	0	0	1	0	0	0	080000–08FFFF
SA9	0	0	0	1	0	0	1	090000–09FFFF
SA10	0	0	0	1	0	1	0	0A0000–0AFFFF
SA11	0	0	0	1	0	1	1	0B0000–0BFFFF
SA12	0	0	0	1	1	0	0	0C0000–0CFFFF
SA13	0	0	0	1	1	0	1	0D0000–0DFFFF
SA14	0	0	0	1	1	1	0	0E0000–0EFFFF
SA15	0	0	0	1	1	1	1	0F0000–0FFFFF
SA16	0	0	1	0	0	0	0	100000–10FFFF
SA17	0	0	1	0	0	0	1	110000–11FFFF
SA18	0	0	1	0	0	1	0	120000–12FFFF
SA19	0	0	1	0	0	1	1	130000–13FFFF
SA20	0	0	1	0	1	0	0	140000–14FFFF
SA21	0	0	1	0	1	0	1	150000–15FFFF
SA22	0	0	1	0	1	1	0	160000–16FFFF
SA23	0	0	1	0	1	1	1	170000–17FFFF
SA24	0	0	1	1	0	0	0	180000–18FFFF
SA25	0	0	1	1	0	0	1	190000–19FFFF
SA26	0	0	1	1	0	1	0	1A0000–1AFFFF
SA27	0	0	1	1	0	1	1	1B0000–1BFFFF
SA28	0	0	1	1	1	0	0	1C0000–1CFFFF
SA29	0	0	1	1	1	0	1	1D0000–1DFFFF
SA30	0	0	1	1	1	1	0	1E0000–1EFFFF
SA31	0	0	1	1	1	1	1	1F0000–1FFFFF
SA32	0	1	0	0	0	0	0	200000–20FFFF
SA33	0	1	0	0	0	0	1	210000–21FFFF
SA34	0	1	0	0	0	1	0	220000–22FFFF

Table 6. S29GL064M (Model R0) Sector Address Table (Continued)

Sector	A22	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA35	0	1	0	0	0	1	1	230000–23FFFF
SA36	0	1	0	0	1	0	0	240000–24FFFF
SA37	0	1	0	0	1	0	1	250000–25FFFF
SA38	0	1	0	0	1	1	0	260000–26FFFF
SA39	0	1	0	0	1	1	1	270000–27FFFF
SA40	0	1	0	1	0	0	0	280000–28FFFF
SA41	0	1	0	1	0	0	1	290000–29FFFF
SA42	0	1	0	1	0	1	0	2A0000–2AFFFF
SA43	0	1	0	1	0	1	1	2B0000–2BFFFF
SA44	0	1	0	1	1	0	0	2C0000–2CFFFF
SA45	0	1	0	1	1	0	1	2D0000–2DFFFF
SA46	0	1	0	1	1	1	0	2E0000–2EFFFF
SA47	0	1	0	1	1	1	1	2F0000–2FFFFF
SA48	0	1	1	0	0	0	0	300000–30FFFF
SA49	0	1	1	0	0	0	1	310000–31FFFF
SA50	0	1	1	0	0	1	0	320000–32FFFF
SA51	0	1	1	0	0	1	1	330000–33FFFF
SA52	0	1	1	0	1	0	0	340000–34FFFF
SA53	0	1	1	0	1	0	1	350000–35FFFF
SA54	0	1	1	0	1	1	0	360000–36FFFF
SA55	0	1	1	0	1	1	1	370000–37FFFF
SA56	0	1	1	1	0	0	0	380000–38FFFF
SA57	0	1	1	1	0	0	1	390000–39FFFF
SA58	0	1	1	1	0	1	0	3A0000–3AFFFF
SA59	0	1	1	1	0	1	1	3B0000–3BFFFF
SA60	0	1	1	1	1	0	0	3C0000–3CFFFF
SA61	0	1	1	1	1	0	1	3D0000–3DFFFF
SA62	0	1	1	1	1	1	0	3E0000–3EFFFF
SA63	0	1	1	1	1	1	1	3F0000–3FFFFF
SA64	1	0	0	0	0	0	0	400000–40FFFF
SA65	1	0	0	0	0	0	1	410000–41FFFF
SA66	1	0	0	0	0	1	0	420000–42FFFF
SA67	1	0	0	0	0	1	1	430000–43FFFF
SA68	1	0	0	0	1	0	0	440000–44FFFF
SA69	1	0	0	0	1	0	1	450000–45FFFF

Table 6. S29GL064M (Model R0) Sector Address Table (Continued)

Sector	A22	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SA70	1	0	0	0	1	1	0	460000–46FFFF
SA71	1	0	0	0	1	1	1	470000–47FFFF
SA72	1	0	0	1	0	0	0	480000–48FFFF
SA73	1	0	0	1	0	0	1	490000–49FFFF
SA74	1	0	0	1	0	1	0	4A0000–4AFFFF
SA75	1	0	0	1	0	1	1	4B0000–4BFFFF
SA76	1	0	0	1	1	0	0	4C0000–4CFFFF
SA77	1	0	0	1	1	0	1	4D0000–4DFFFF
SA78	1	0	0	1	1	1	0	4E0000–4EFFFF
SA79	1	0	0	1	1	1	1	4F0000–4FFFFF
SA80	1	0	1	0	0	0	0	500000–50FFFF
SA81	1	0	1	0	0	0	1	510000–51FFFF
SA82	1	0	1	0	0	1	0	520000–52FFFF
SA83	1	0	1	0	0	1	1	530000–53FFFF
SA84	1	0	1	0	1	0	0	540000–54FFFF
SA85	1	0	1	0	1	0	1	550000–55FFFF
SA86	1	0	1	0	1	1	0	560000–56FFFF
SA87	1	0	1	0	1	1	1	570000–57FFFF
SA88	1	0	1	1	0	0	0	580000–58FFFF
SA89	1	0	1	1	0	0	1	590000–59FFFF
SA90	1	0	1	1	0	1	0	5A0000–5AFFFF
SA91	1	0	1	1	0	1	1	5B0000–5BFFFF
SA92	1	0	1	1	1	0	0	5C0000–5CFFFF
SA93	1	0	1	1	1	0	1	5D0000–5DFFFF
SA94	1	0	1	1	1	1	0	5E0000–5EFFFF
SA95	1	0	1	1	1	1	1	5F0000–5FFFFF
SA96	1	1	0	0	0	0	0	600000–60FFFF
SA97	1	1	0	0	0	0	1	610000–61FFFF
SA98	1	1	0	0	0	1	0	620000–62FFFF
SA99	1	1	0	0	0	1	1	630000–63FFFF
SAI00	1	1	0	0	1	0	0	640000–64FFFF
SAI01	1	1	0	0	1	0	1	650000–65FFFF
SAI02	1	1	0	0	1	1	0	660000–66FFFF
SAI03	1	1	0	0	1	1	1	670000–67FFFF
SAI04	1	1	0	1	0	0	0	680000–68FFFF

Table 6. S29GL064M (Model R0) Sector Address Table (Continued)

Sector	A22	A21	A20	A19	A18	A17	A16	8-bit Address Range (in hexadecimal)
SAI05	1	1	0	1	0	0	1	690000–69FFFF
SAI06	1	1	0	1	0	1	0	6A0000–6AFFFF
SAI07	1	1	0	1	0	1	1	6B0000–6BFFFF
SAI08	1	1	0	1	1	0	0	6C0000–6CFFFF
SAI09	1	1	0	1	1	0	1	6D0000–6DFFFF
SAI10	1	1	0	1	1	1	0	6E0000–6EFFFF
SAI11	1	1	0	1	1	1	1	6F0000–6FFFFF
SAI12	1	1	1	0	0	0	0	700000–70FFFF
SAI13	1	1	1	0	0	0	1	710000–71FFFF
SAI14	1	1	1	0	0	1	0	720000–72FFFF
SAI15	1	1	1	0	0	1	1	730000–73FFFF
SAI16	1	1	1	0	1	0	0	740000–74FFFF
SAI17	1	1	1	0	1	0	1	750000–75FFFF
SAI18	1	1	1	0	1	1	0	760000–76FFFF
SAI19	1	1	1	0	1	1	1	770000–77FFFF
SAI20	1	1	1	1	0	0	0	780000–78FFFF
SAI21	1	1	1	1	0	0	1	790000–79FFFF
SAI22	1	1	1	1	0	1	0	7A0000–7AFFFF
SAI23	1	1	1	1	0	1	1	7B0000–7BFFFF
SAI24	1	1	1	1	1	0	0	7C0000–7CFFFF
SAI25	1	1	1	1	1	0	1	7D0000–7DFFFF
SAI26	1	1	1	1	1	1	0	7E0000–7EFFFF
SAI27	1	1	1	1	1	1	1	7F0000–7FFFFF

Table 7. S29GL064M (Models RI, R2) Sector Address Table

Sector	A21-A15							Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	0	0	0	0	0	0			
SA0	0	0	0	0	0	0	0	64/32	000000-00FFFF	000000-007FFF
SA1	0	0	0	0	0	0	1	64/32	010000-01FFFF	008000-00FFFF
SA2	0	0	0	0	0	1	0	64/32	020000-02FFFF	010000-017FFF
SA3	0	0	0	0	0	1	1	64/32	030000-03FFFF	018000-01FFFF
SA4	0	0	0	0	1	0	0	64/32	040000-04FFFF	020000-027FFF
SA5	0	0	0	0	1	0	1	64/32	050000-05FFFF	028000-02FFFF
SA6	0	0	0	0	1	1	0	64/32	060000-06FFFF	030000-037FFF
SA7	0	0	0	0	1	1	1	64/32	070000-07FFFF	038000-03FFFF
SA8	0	0	0	1	0	0	0	64/32	080000-08FFFF	040000-047FFF
SA9	0	0	0	1	0	0	1	64/32	090000-09FFFF	048000-04FFFF
SA10	0	0	0	1	0	1	0	64/32	0A0000-0AFFFF	050000-057FFF
SA11	0	0	0	1	0	1	1	64/32	0B0000-0BFFFF	058000-05FFFF
SA12	0	0	0	1	1	0	0	64/32	0C0000-0CFFFF	060000-067FFF
SA13	0	0	0	1	1	0	1	64/32	0D0000-0DFFFF	068000-06FFFF
SA14	0	0	0	1	1	1	0	64/32	0E0000-0EFFFF	070000-077FFF
SA15	0	0	0	1	1	1	1	64/32	0F0000-0FFFFF	078000-07FFFF
SA16	0	0	1	0	0	0	0	64/32	100000-10FFFF	080000-087FFF
SA17	0	0	1	0	0	0	1	64/32	110000-11FFFF	088000-08FFFF
SA18	0	0	1	0	0	1	0	64/32	120000-12FFFF	090000-097FFF
SA19	0	0	1	0	0	1	1	64/32	130000-13FFFF	098000-09FFFF
SA20	0	0	1	0	1	0	0	64/32	140000-14FFFF	0A0000-0A7FFF
SA21	0	0	1	0	1	0	1	64/32	150000-15FFFF	0A8000-0AFFFF
SA22	0	0	1	0	1	1	0	64/32	160000-16FFFF	0B0000-0B7FFF
SA23	0	0	1	0	1	1	1	64/32	170000-17FFFF	0B8000-0BFFFF
SA24	0	0	1	1	0	0	0	64/32	180000-18FFFF	0C0000-0C7FFF
SA25	0	0	1	1	0	0	1	64/32	190000-19FFFF	0C8000-0CFFFF
SA26	0	0	1	1	0	1	0	64/32	1A0000-1AFFFF	0D0000-0D7FFF
SA27	0	0	1	1	0	1	1	64/32	1B0000-1BFFFF	0D8000-0DFFFF
SA28	0	0	1	1	1	0	0	64/32	1C0000-1CFFFF	0E0000-0E7FFF
SA29	0	0	1	1	1	0	1	64/32	1D0000-1DFFFF	0E8000-0EFFFF
SA30	0	0	1	1	1	1	0	64/32	1E0000-1EFFFF	0F0000-0F7FFF
SA31	0	0	1	1	1	1	1	64/32	1F0000-1FFFFF	0F8000-0FFFFF
SA32	0	1	0	0	0	0	0	64/32	200000-20FFFF	100000-107FFF
SA33	0	1	0	0	0	0	1	64/32	210000-21FFFF	108000-10FFFF
SA34	0	1	0	0	0	1	0	64/32	220000-22FFFF	110000-117FFF

Table 7. S29GL064M (Models RI, R2) Sector Address Table (Continued)

Sector	A21-A15							Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	1	0	0	0	1	1			
SA35	0	1	0	0	0	1	1	64/32	230000-23FFFF	118000-11FFFF
SA36	0	1	0	0	1	0	0	64/32	240000-24FFFF	120000-127FFF
SA37	0	1	0	0	1	0	1	64/32	250000-25FFFF	128000-12FFFF
SA38	0	1	0	0	1	1	0	64/32	260000-26FFFF	130000-137FFF
SA39	0	1	0	0	1	1	1	64/32	270000-27FFFF	138000-13FFFF
SA40	0	1	0	1	0	0	0	64/32	280000-28FFFF	140000-147FFF
SA41	0	1	0	1	0	0	1	64/32	290000-29FFFF	148000-14FFFF
SA42	0	1	0	1	0	1	0	64/32	2A0000-2AFFFF	150000-157FFF
SA43	0	1	0	1	0	1	1	64/32	2B0000-2BFFFF	158000-15FFFF
SA44	0	1	0	1	1	0	0	64/32	2C0000-2CFFFF	160000-167FFF
SA45	0	1	0	1	1	0	1	64/32	2D0000-2DFFFF	168000-16FFFF
SA46	0	1	0	1	1	1	0	64/32	2E0000-2EFFFF	170000-177FFF
SA47	0	1	0	1	1	1	1	64/32	2F0000-2FFFFF	178000-17FFFF
SA48	0	1	1	0	0	0	0	64/32	300000-30FFFF	180000-187FFF
SA49	0	1	1	0	0	0	1	64/32	310000-31FFFF	188000-18FFFF
SA50	0	1	1	0	0	1	0	64/32	320000-32FFFF	190000-197FFF
SA51	0	1	1	0	0	1	1	64/32	330000-33FFFF	198000-19FFFF
SA52	0	1	1	0	1	0	0	64/32	340000-34FFFF	1A0000-1A7FFF
SA53	0	1	1	0	1	0	1	64/32	350000-35FFFF	1A8000-1AFFFF
SA54	0	1	1	0	1	1	0	64/32	360000-36FFFF	1B0000-1B7FFF
SA55	0	1	1	0	1	1	1	64/32	370000-37FFFF	1B8000-1BFFFF
SA56	0	1	1	1	0	0	0	64/32	380000-38FFFF	1C0000-1C7FFF
SA57	0	1	1	1	0	0	1	64/32	390000-39FFFF	1C8000-1CFFFF
SA58	0	1	1	1	0	1	0	64/32	3A0000-3AFFFF	1D0000-1D7FFF
SA59	0	1	1	1	0	1	1	64/32	3B0000-3BFFFF	1D8000-1DFFFF
SA60	0	1	1	1	1	0	0	64/32	3C0000-3CFFFF	1E0000-1E7FFF
SA61	0	1	1	1	1	0	1	64/32	3D0000-3DFFFF	1E8000-1EFFFF
SA62	0	1	1	1	1	1	0	64/32	3E0000-3EFFFF	1F0000-1F7FFF
SA63	0	1	1	1	1	1	1	64/32	3F0000-3FFFFF	1F8000-1FFFFF
SA64	1	0	0	0	0	0	0	64/32	400000-40FFFF	200000-207FFF
SA65	1	0	0	0	0	0	1	64/32	410000-41FFFF	208000-20FFFF
SA66	1	0	0	0	0	1	0	64/32	420000-42FFFF	210000-217FFF
SA67	1	0	0	0	0	1	1	64/32	430000-43FFFF	218000-21FFFF
SA68	1	0	0	0	1	0	0	64/32	440000-44FFFF	220000-227FFF
SA69	1	0	0	0	1	0	1	64/32	450000-45FFFF	228000-22FFFF
SA70	1	0	0	0	1	1	0	64/32	460000-46FFFF	230000-237FFF

Table 7. S29GL064M (Models RI, R2) Sector Address Table (Continued)

Sector	A21-A15							Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA71	1	0	0	0	1	1	1	64/32	470000-47FFFF	238000-23FFFF
SA72	1	0	0	1	0	0	0	64/32	480000-48FFFF	240000-24FFFF
SA73	1	0	0	1	0	0	1	64/32	490000-49FFFF	248000-24FFFF
SA74	1	0	0	1	0	1	0	64/32	4A0000-4AFFFF	250000-257FFF
SA75	1	0	0	1	0	1	1	64/32	4B0000-4BFFFF	258000-25FFFF
SA76	1	0	0	1	1	0	0	64/32	4C0000-4CFFFF	260000-267FFF
SA77	1	0	0	1	1	0	1	64/32	4D0000-4DFFFF	268000-26FFFF
SA78	1	0	0	1	1	1	0	64/32	4E0000-4EFFFF	270000-277FFF
SA79	1	0	0	1	1	1	1	64/32	4F0000-4FFFFF	278000-27FFFF
SA80	1	0	1	0	0	0	0	64/32	500000-50FFFF	280000-287FFF
SA81	1	0	1	0	0	0	1	64/32	510000-51FFFF	288000-28FFFF
SA82	1	0	1	0	0	1	0	64/32	520000-52FFFF	290000-297FFF
SA83	1	0	1	0	0	1	1	64/32	530000-53FFFF	298000-29FFFF
SA84	1	0	1	0	1	0	0	64/32	540000-54FFFF	2A0000-2A7FFF
SA85	1	0	1	0	1	0	1	64/32	550000-55FFFF	2A8000-2AFFFF
SA86	1	0	1	0	1	1	0	64/32	560000-56FFFF	2B0000-2B7FFF
SA87	1	0	1	0	1	1	1	64/32	570000-57FFFF	2B8000-2BFFFF
SA88	1	0	1	1	0	0	0	64/32	580000-58FFFF	2C0000-2C7FFF
SA89	1	0	1	1	0	0	1	64/32	590000-59FFFF	2C8000-2CFFFF
SA90	1	0	1	1	0	1	0	64/32	5A0000-5AFFFF	2D0000-2D7FFF
SA91	1	0	1	1	0	1	1	64/32	5B0000-5BFFFF	2D8000-2DFFFF
SA92	1	0	1	1	1	0	0	64/32	5C0000-5CFFFF	2E0000-2E7FFF
SA93	1	0	1	1	1	0	1	64/32	5D0000-5DFFFF	2E8000-2EFFFF
SA94	1	0	1	1	1	1	0	64/32	5E0000-5EFFFF	2F0000-2F7FFF
SA95	1	0	1	1	1	1	1	64/32	5F0000-5FFFFF	2F8000-2FFFFF
SA96	1	1	0	0	0	0	0	64/32	600000-60FFFF	300000-307FFF
SA97	1	1	0	0	0	0	1	64/32	610000-61FFFF	308000-30FFFF
SA98	1	1	0	0	0	1	0	64/32	620000-62FFFF	310000-317FFF
SA99	1	1	0	0	0	1	1	64/32	630000-63FFFF	318000-31FFFF
SA100	1	1	0	0	1	0	0	64/32	640000-64FFFF	320000-327FFF
SA101	1	1	0	0	1	0	1	64/32	650000-65FFFF	328000-32FFFF
SA102	1	1	0	0	1	1	0	64/32	660000-66FFFF	330000-337FFF
SA103	1	1	0	0	1	1	1	64/32	670000-67FFFF	338000-33FFFF
SA104	1	1	0	1	0	0	0	64/32	680000-68FFFF	340000-347FFF
SA105	1	1	0	1	0	0	1	64/32	690000-69FFFF	348000-34FFFF
SA106	1	1	0	1	0	1	0	64/32	6A0000-6AFFFF	350000-357FFF

Table 7. S29GL064M (Models RI, R2) Sector Address Table (Continued)

Sector	A2I-AI5							Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SAI07	1	1	0	1	0	1	1	64/32	6B0000-6BFFFF	358000-35FFFF
SAI08	1	1	0	1	1	0	0	64/32	6C0000-6CFFFF	360000-367FFF
SAI09	1	1	0	1	1	0	1	64/32	6D0000-6DFFFF	368000-36FFFF
SAI10	1	1	0	1	1	1	0	64/32	6E0000-6EFFFF	370000-377FFF
SAI11	1	1	0	1	1	1	1	64/32	6F0000-6FFFFF	378000-37FFFF
SAI12	1	1	1	0	0	0	0	64/32	700000-70FFFF	380000-387FFF
SAI13	1	1	1	0	0	0	1	64/32	710000-71FFFF	388000-38FFFF
SAI14	1	1	1	0	0	1	0	64/32	720000-72FFFF	390000-397FFF
SAI15	1	1	1	0	0	1	1	64/32	730000-73FFFF	398000-39FFFF
SAI16	1	1	1	0	1	0	0	64/32	740000-74FFFF	3A0000-3A7FFF
SAI17	1	1	1	0	1	0	1	64/32	750000-75FFFF	3A8000-3AFFFF
SAI18	1	1	1	0	1	1	0	64/32	760000-76FFFF	3B0000-3B7FFF
SAI19	1	1	1	0	1	1	1	64/32	770000-77FFFF	3B8000-3BFFFF
SAI20	1	1	1	1	0	0	0	64/32	780000-78FFFF	3C0000-3C7FFF
SAI21	1	1	1	1	0	0	1	64/32	790000-79FFFF	3C8000-3CFFFF
SAI22	1	1	1	1	0	1	0	64/32	7A0000-7AFFFF	3D0000-3D7FFF
SAI23	1	1	1	1	0	1	1	64/32	7B0000-7BFFFF	3D8000-3DFFFF
SAI24	1	1	1	1	1	0	0	64/32	7C0000-7CFFFF	3E0000-3E7FFF
SAI25	1	1	1	1	1	0	1	64/32	7D0000-7DFFFF	3E8000-3EFFFF
SAI26	1	1	1	1	1	1	0	64/32	7E0000-7EFFFF	3F0000-3F7FFF
SAI27	1	1	1	1	1	1	1	64/32	7F0000-7FFFFF	3F8000-3FFFFF

Table 8. S29GL064M (Model R3) Top Boot Sector Architecture

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA0	0000000xxx	64/32	000000h–00FFFFh	00000h–07FFFh
SA1	0000001xxx	64/32	010000h–01FFFFh	08000h–0FFFFh
SA2	0000010xxx	64/32	020000h–02FFFFh	10000h–17FFFh
SA3	0000011xxx	64/32	030000h–03FFFFh	18000h–1FFFFh
SA4	0000100xxx	64/32	040000h–04FFFFh	20000h–27FFFh
SA5	0000101xxx	64/32	050000h–05FFFFh	28000h–2FFFFh
SA6	0000110xxx	64/32	060000h–06FFFFh	30000h–37FFFh
SA7	0000111xxx	64/32	070000h–07FFFFh	38000h–3FFFFh
SA8	0001000xxx	64/32	080000h–08FFFFh	40000h–47FFFh
SA9	0001001xxx	64/32	090000h–09FFFFh	48000h–4FFFFh
SA10	0001010xxx	64/32	0A0000h–0AFFFFh	50000h–57FFFh
SA11	0001011xxx	64/32	0B0000h–0BFFFFh	58000h–5FFFFh
SA12	0001100xxx	64/32	0C0000h–0CFFFFh	60000h–67FFFh
SA13	0001101xxx	64/32	0D0000h–0DFFFFh	68000h–6FFFFh
SA14	0001110xxx	64/32	0E0000h–0EFFFFh	70000h–77FFFh
SA15	0001111xxx	64/32	0F0000h–0FFFFFh	78000h–7FFFFh
SA16	0010000xxx	64/32	100000h–10FFFFh	80000h–87FFFh
SA17	0010001xxx	64/32	110000h–11FFFFh	88000h–8FFFFh
SA18	0010010xxx	64/32	120000h–12FFFFh	90000h–97FFFh
SA19	0010011xxx	64/32	130000h–13FFFFh	98000h–9FFFFh
SA20	0010100xxx	64/32	140000h–14FFFFh	A0000h–A7FFFh
SA21	0010101xxx	64/32	150000h–15FFFFh	A8000h–AFFFFh
SA22	0010110xxx	64/32	160000h–16FFFFh	B0000h–B7FFFh
SA23	0010111xxx	64/32	170000h–17FFFFh	B8000h–BFFFFh
SA24	0011000xxx	64/32	180000h–18FFFFh	C0000h–C7FFFh
SA25	0011001xxx	64/32	190000h–19FFFFh	C8000h–CFFFFh
SA26	0011010xxx	64/32	1A0000h–1AFFFFh	D0000h–D7FFFh
SA27	0011011xxx	64/32	1B0000h–1BFFFFh	D8000h–DFFFFh
SA28	0011000xxx	64/32	1C0000h–1CFFFFh	E0000h–E7FFFh
SA29	0011101xxx	64/32	1D0000h–1DFFFFh	E8000h–EFFFFh
SA30	0011110xxx	64/32	1E0000h–1EFFFFh	F0000h–F7FFFh
SA31	0011111xxx	64/32	1F0000h–1FFFFFh	F8000h–FFFFFh
SA32	0100000xxx	64/32	200000h–20FFFFh	F9000h–107FFFh
SA33	0100001xxx	64/32	210000h–21FFFFh	108000h–10FFFFh
SA34	0100010xxx	64/32	220000h–22FFFFh	110000h–117FFFh
SA35	0101011xxx	64/32	230000h–23FFFFh	118000h–11FFFFh
SA36	0100100xxx	64/32	240000h–24FFFFh	120000h–127FFFh
SA37	0100101xxx	64/32	250000h–25FFFFh	128000h–12FFFFh

Table 8. S29GL064M (Model R3) Top Boot Sector Architecture (Continued)

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA38	010010xxx	64/32	260000h–26FFFFh	130000h–137FFFh
SA39	010011xxx	64/32	270000h–27FFFFh	138000h–13FFFFh
SA40	010100xxx	64/32	280000h–28FFFFh	140000h–147FFFh
SA41	010101xxx	64/32	290000h–29FFFFh	148000h–14FFFFh
SA42	0101010xxx	64/32	2A0000h–2AFFFFh	150000h–157FFFh
SA43	0101011xxx	64/32	2B0000h–2BFFFFh	158000h–15FFFFh
SA44	010110xxx	64/32	2C0000h–2CFFFFh	160000h–167FFFh
SA45	0101101xxx	64/32	2D0000h–2DFFFFh	168000h–16FFFFh
SA46	01011010xxx	64/32	2E0000h–2EFFFFh	170000h–177FFFh
SA47	01011011xxx	64/32	2F0000h–2FFFFFh	178000h–17FFFFh
SA48	0110000xxx	64/32	300000h–30FFFFh	180000h–187FFFh
SA49	0110001xxx	64/32	310000h–31FFFFh	188000h–18FFFFh
SA50	0110010xxx	64/32	320000h–32FFFFh	190000h–197FFFh
SA51	0110011xxx	64/32	330000h–33FFFFh	198000h–19FFFFh
SA52	0100100xxx	64/32	340000h–34FFFFh	1A0000h–1A7FFFh
SA53	0110101xxx	64/32	350000h–35FFFFh	1A8000h–1AFFFFh
SA54	0110110xxx	64/32	360000h–36FFFFh	1B0000h–1B7FFFh
SA55	0110111xxx	64/32	370000h–37FFFFh	1B8000h–1BFFFFh
SA56	0111000xxx	64/32	380000h–38FFFFh	1C0000h–1C7FFFh
SA57	0111001xxx	64/32	390000h–39FFFFh	1C8000h–1CFFFFh
SA58	0111010xxx	64/32	3A0000h–3AFFFFh	1D0000h–1D7FFFh
SA59	0111011xxx	64/32	3B0000h–3BFFFFh	1D8000h–1DFFFFh
SA60	0111100xxx	64/32	3C0000h–3CFFFFh	1E0000h–1E7FFFh
SA61	0111101xxx	64/32	3D0000h–3DFFFFh	1E8000h–1EFFFFh
SA62	0111110xxx	64/32	3E0000h–3EFFFFh	1F0000h–1F7FFFh
SA63	0111111xxx	64/32	3F0000h–3FFFFFh	1F8000h–1FFFFFh
SA64	1000000xxx	64/32	400000h–40FFFFh	200000h–207FFFh
SA65	1000001xxx	64/32	410000h–41FFFFh	208000h–20FFFFh
SA66	1000010xxx	64/32	420000h–42FFFFh	210000h–217FFFh
SA67	1000011xxx	64/32	430000h–43FFFFh	218000h–21FFFFh
SA68	1000100xxx	64/32	440000h–44FFFFh	220000h–227FFFh
SA69	1000101xxx	64/32	450000h–45FFFFh	228000h–22FFFFh
SA70	1000110xxx	64/32	460000h–46FFFFh	230000h–237FFFh
SA71	1000111xxx	64/32	470000h–47FFFFh	238000h–23FFFFh
SA72	1001000xxx	64/32	480000h–48FFFFh	240000h–247FFFh
SA73	1001001xxx	64/32	490000h–49FFFFh	248000h–24FFFFh
SA74	1001010xxx	64/32	4A0000h–4AFFFFh	250000h–257FFFh
SA75	1001011xxx	64/32	4B0000h–4BFFFFh	258000h–25FFFFh
SA76	1001100xxx	64/32	4C0000h–4CFFFFh	260000h–267FFFh

Table 8. S29GL064M (Model R3) Top Boot Sector Architecture (Continued)

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA77	I00I0Ixxx	64/32	4D0000h–4DFFFFh	268000h–26FFFFh
SA78	I00I10xxx	64/32	4E0000h–4EFFFFh	270000h–27FFFFh
SA79	I00I11xxx	64/32	4F0000h–4FFFFFFh	278000h–27FFFFh
SA80	I0I000xxx	64/32	500000h–50FFFFh	280000h–28FFFFh
SA81	I0I000Ixxx	64/32	510000h–51FFFFh	288000h–28FFFFh
SA82	I0I00I0xxx	64/32	520000h–52FFFFh	290000h–29FFFFh
SA83	I0I00I1xxx	64/32	530000h–53FFFFh	298000h–29FFFFh
SA84	I0I0I00xxx	64/32	540000h–54FFFFh	2A0000h–2A7FFFh
SA85	I0I0I0Ixxx	64/32	550000h–55FFFFh	2A8000h–2AFFFFh
SA86	I0I0I10xxx	64/32	560000h–56FFFFh	2B0000h–2B7FFFh
SA87	I0I0I1Ixxx	64/32	570000h–57FFFFh	2B8000h–2BFFFFh
SA88	I0I1000xxx	64/32	580000h–58FFFFh	2C0000h–2C7FFFh
SA89	I0I100Ixxx	64/32	590000h–59FFFFh	2C8000h–2CFFFFh
SA90	I0I10I0xxx	64/32	5A0000h–5AFFFFh	2D0000h–2D7FFFh
SA91	I0I10I1xxx	64/32	5B0000h–5BFFFFh	2D8000h–2DFFFFh
SA92	I0I1I00xxx	64/32	5C0000h–5CFFFFh	2E0000h–2E7FFFh
SA93	I0I1I0Ixxx	64/32	5D0000h–5DFFFFh	2E8000h–2EFFFFh
SA94	I0I1I10xxx	64/32	5E0000h–5EFFFFh	2F0000h–2FFFFFFh
SA95	I0I1I1Ixxx	64/32	5F0000h–5FFFFFFh	2F8000h–2FFFFFFh
SA96	I100000xxx	64/32	600000h–60FFFFh	300000h–307FFFh
SA97	I10000Ixxx	64/32	610000h–61FFFFh	308000h–30FFFFh
SA98	I1000I0xxx	64/32	620000h–62FFFFh	310000h–317FFFh
SA99	I1000I1xxx	64/32	630000h–63FFFFh	318000h–31FFFFh
SAI00	I100I00xxx	64/32	640000h–64FFFFh	320000h–327FFFh
SAI01	I100I0Ixxx	64/32	650000h–65FFFFh	328000h–32FFFFh
SAI02	I100I10xxx	64/32	660000h–66FFFFh	330000h–337FFFh
SAI03	I100I1Ixxx	64/32	670000h–67FFFFh	338000h–33FFFFh
SAI04	I10I000xxx	64/32	680000h–68FFFFh	340000h–347FFFh
SAI05	I10I00Ixxx	64/32	690000h–69FFFFh	348000h–34FFFFh
SAI06	I10I0I0xxx	64/32	6A0000h–6AFFFFh	350000h–357FFFh
SAI07	I10I0I1xxx	64/32	6B0000h–6BFFFFh	358000h–35FFFFh
SAI08	I10I100xxx	64/32	6C0000h–6CFFFFh	360000h–367FFFh
SAI09	I10I10Ixxx	64/32	6D0000h–6DFFFFh	368000h–36FFFFh
SAI10	I10I1I0xxx	64/32	6E0000h–6EFFFFh	370000h–377FFFh
SAI11	I10I1I1xxx	64/32	6F0000h–6FFFFFFh	378000h–37FFFFh
SAI12	I1I0000xxx	64/32	700000h–70FFFFh	380000h–387FFFh
SAI13	I1I000Ixxx	64/32	710000h–71FFFFh	388000h–38FFFFh
SAI14	I1I00I0xxx	64/32	720000h–72FFFFh	390000h–397FFFh
SAI15	I1I00I1xxx	64/32	730000h–73FFFFh	398000h–39FFFFh

Table 8. S29GL064M (Model R3) Top Boot Sector Architecture (Continued)

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SAI16	IIII010xxx	64/32	740000h–74FFFFh	3A0000h–3A7FFFh
SAI17	IIII010xxx	64/32	750000h–75FFFFh	3A8000h–3AFFFFh
SAI18	IIII011xxx	64/32	760000h–76FFFFh	3B0000h–3B7FFFh
SAI19	IIII011xxx	64/32	770000h–77FFFFh	3B8000h–3BFFFFh
SAI20	IIII000xxx	64/32	780000h–78FFFFh	3C0000h–3C7FFFh
SAI21	IIII001xxx	64/32	790000h–79FFFFh	3C8000h–3CFFFFh
SAI22	IIII010xxx	64/32	7A0000h–7AFFFFh	3D0000h–3D7FFFh
SAI23	IIII011xxx	64/32	7B0000h–7BFFFFh	3D8000h–3DFFFFh
SAI24	IIII100xxx	64/32	7C0000h–7CFFFFh	3E0000h–3E7FFFh
SAI25	IIII101xxx	64/32	7D0000h–7DFFFFh	3E8000h–3EFFFFh
SAI26	IIII110xxx	64/32	7E0000h–7EFFFFh	3F0000h–3F7FFFh
SAI27	IIIIII000	8/4	7F0000h–7F1FFFh	3F8000h–3F8FFFh
SAI28	IIIIII001	8/4	7F2000h–7F3FFFh	3F9000h–3F9FFFh
SAI29	IIIIII010	8/4	7F4000h–7F5FFFh	3FA000h–3FAFFFh
SAI30	IIIIII011	8/4	7F6000h–7F7FFFh	3FB000h–3FBFFFh
SAI31	IIIIII100	8/4	7F8000h–7F9FFFh	3FC000h–3FCFFFh
SAI32	IIIIII101	8/4	7FA000h–7FBFFFh	3FD000h–3FDFFFh
SAI33	IIIIII110	8/4	7FC000h–7FDFFFh	3FE000h–3FEFFFh
SAI34	IIIIII111	8/4	7FE000h–7FEFFFh	3FF000h–3FFFFFh

Table 9. S29GL064M (Model R4) Bottom Boot Sector Architecture

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA0	000000000	8/4	000000h–00FFFFh	00000h–00FFFh
SA1	000000001	8/4	002000h–003FFFh	01000h–01FFFh
SA2	000000010	8/4	004000h–005FFFh	02000h–02FFFh
SA3	000000011	8/4	006000h–007FFFh	03000h–03FFFh
SA4	000000100	8/4	008000h–009FFFh	04000h–04FFFh
SA5	000000101	8/4	00A000h–00BFFFh	05000h–05FFFh
SA6	000000110	8/4	00C000h–00DFFFh	06000h–06FFFh
SA7	000000111	8/4	00E000h–00FFFFh	07000h–07FFFh
SA8	000001xxx	64/32	010000h–01FFFFh	08000h–0FFFFh
SA9	000010xxx	64/32	020000h–02FFFFh	10000h–17FFFh
SA10	000011xxx	64/32	030000h–03FFFFh	18000h–1FFFFh
SA11	000100xxx	64/32	040000h–04FFFFh	20000h–27FFFh
SA12	000101xxx	64/32	050000h–05FFFFh	28000h–2FFFFh
SA13	000110xxx	64/32	060000h–06FFFFh	30000h–37FFFh
SA14	000111xxx	64/32	070000h–07FFFFh	38000h–3FFFFh
SA15	001000xxx	64/32	080000h–08FFFFh	40000h–47FFFh
SA16	001001xxx	64/32	090000h–09FFFFh	48000h–4FFFFh
SA17	001010xxx	64/32	0A0000h–0AFFFFh	50000h–57FFFh
SA18	001011xxx	64/32	0B0000h–0BFFFFh	58000h–5FFFFh
SA19	001100xxx	64/32	0C0000h–0CFFFFh	60000h–67FFFh
SA20	001110xxx	64/32	0D0000h–0DFFFFh	68000h–6FFFFh
SA21	001111xxx	64/32	0E0000h–0EFFFFh	70000h–77FFFh
SA22	001111xxx	64/32	0F0000h–0FFFFFh	78000h–7FFFFh
SA23	001000xxx	64/32	100000h–00FFFFh	80000h–87FFFh
SA24	001001xxx	64/32	110000h–11FFFFh	88000h–8FFFFh
SA25	001010xxx	64/32	120000h–12FFFFh	90000h–97FFFh
SA26	001011xxx	64/32	130000h–13FFFFh	98000h–9FFFFh
SA27	001100xxx	64/32	140000h–14FFFFh	A0000h–A7FFFh
SA28	001101xxx	64/32	150000h–15FFFFh	A8000h–AFFFFh
SA29	001110xxx	64/32	160000h–16FFFFh	B0000h–B7FFFh
SA30	001111xxx	64/32	170000h–17FFFFh	B8000h–BFFFFh
SA31	001100xxx	64/32	180000h–18FFFFh	C0000h–C7FFFh
SA32	001101xxx	64/32	190000h–19FFFFh	C8000h–CFFFFh
SA33	001110xxx	64/32	1A0000h–1AFFFFh	D0000h–D7FFFh
SA34	001111xxx	64/32	1B0000h–1BFFFFh	D8000h–DFFFFh
SA35	001100xxx	64/32	1C0000h–1CFFFFh	E0000h–E7FFFh
SA36	001110xxx	64/32	1D0000h–1DFFFFh	E8000h–EFFFFh
SA37	001111xxx	64/32	1E0000h–1EFFFFh	F0000h–F7FFFh
SA38	001111xxx	64/32	1F0000h–1FFFFFh	F8000h–FFFFFh

Table 9. S29GL064M (Model R4) Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA39	0100000xxx	64/32	200000h–20FFFFh	F9000h–I07FFFh
SA40	0100001xxx	64/32	210000h–21FFFFh	I08000h–I0FFFFh
SA41	0100010xxx	64/32	220000h–22FFFFh	I10000h–I17FFFh
SA42	0101011xxx	64/32	230000h–23FFFFh	I18000h–I1FFFFh
SA43	0101010xxx	64/32	240000h–24FFFFh	I20000h–I27FFFh
SA44	0101010xxx	64/32	250000h–25FFFFh	I28000h–I2FFFFh
SA45	0101010xxx	64/32	260000h–26FFFFh	I30000h–I37FFFh
SA46	0101011xxx	64/32	270000h–27FFFFh	I38000h–I3FFFFh
SA47	0101000xxx	64/32	280000h–28FFFFh	I40000h–I47FFFh
SA48	0101001xxx	64/32	290000h–29FFFFh	I48000h–I4FFFFh
SA49	0101010xxx	64/32	2A0000h–2AFFFFh	I50000h–I57FFFh
SA50	0101011xxx	64/32	2B0000h–2BFFFFh	I58000h–I5FFFFh
SA51	0101100xxx	64/32	2C0000h–2CFFFFh	I60000h–I67FFFh
SA52	0101101xxx	64/32	2D0000h–2DFFFFh	I68000h–I6FFFFh
SA53	0101110xxx	64/32	2E0000h–2EFFFFh	I70000h–I77FFFh
SA54	0101111xxx	64/32	2F0000h–2FFFFFh	I78000h–I7FFFFh
SA55	0110000xxx	64/32	300000h–30FFFFh	I80000h–I87FFFh
SA56	0110001xxx	64/32	310000h–31FFFFh	I88000h–I8FFFFh
SA57	0110010xxx	64/32	320000h–32FFFFh	I90000h–I97FFFh
SA58	0110011xxx	64/32	330000h–33FFFFh	I98000h–I9FFFFh
SA59	0100100xxx	64/32	340000h–34FFFFh	IA0000h–IA7FFFh
SA60	0110101xxx	64/32	350000h–35FFFFh	IA8000h–IAFFFFh
SA61	0110110xxx	64/32	360000h–36FFFFh	IB0000h–IB7FFFh
SA62	0110111xxx	64/32	370000h–37FFFFh	IB8000h–IBFFFFh
SA63	0111000xxx	64/32	380000h–38FFFFh	IC0000h–IC7FFFh
SA64	0111001xxx	64/32	390000h–39FFFFh	IC8000h–ICFFFFh
SA65	0111010xxx	64/32	3A0000h–3AFFFFh	ID0000h–ID7FFFh
SA66	0111011xxx	64/32	3B0000h–3BFFFFh	ID8000h–IDFFFFh
SA67	0111100xxx	64/32	3C0000h–3CFFFFh	IE0000h–IE7FFFh
SA68	0111101xxx	64/32	3D0000h–3DFFFFh	IE8000h–IEFFFFh
SA69	0111110xxx	64/32	3E0000h–3EFFFFh	IF0000h–IF7FFFh
SA70	0111111xxx	64/32	3F0000h–3FFFFFh	IF8000h–IFFFFFh
SA71	I000000xxx	64/32	400000h–40FFFFh	200000h–207FFFh
SA72	I000001xxx	64/32	410000h–41FFFFh	208000h–20FFFFh
SA73	I000010xxx	64/32	420000h–42FFFFh	210000h–217FFFh
SA74	I000011xxx	64/32	430000h–43FFFFh	218000h–21FFFFh
SA75	I000100xxx	64/32	440000h–44FFFFh	220000h–227FFFh
SA76	I000101xxx	64/32	450000h–45FFFFh	228000h–22FFFFh
SA77	I000110xxx	64/32	460000h–46FFFFh	230000h–237FFFh

Table 9. S29GL064M (Model R4) Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SA78	I000I1xxx	64/32	470000h–47FFFFh	238000h–23FFFFh
SA79	I00100xxx	64/32	480000h–48FFFFh	240000h–24FFFFh
SA80	I00100lxxx	64/32	490000h–49FFFFh	248000h–24FFFFh
SA81	I0010I0xxx	64/32	4A0000h–4AFFFFh	250000h–25FFFFh
SA82	I0010I1xxx	64/32	4B0000h–4BFFFFh	258000h–25FFFFh
SA83	I001I00xxx	64/32	4C0000h–4CFFFFh	260000h–26FFFFh
SA84	I001I0lxxx	64/32	4D0000h–4DFFFFh	268000h–26FFFFh
SA85	I001I10xxx	64/32	4E0000h–4EFFFFh	270000h–27FFFFh
SA86	I001I1lxxx	64/32	4F0000h–4FFFFFh	278000h–27FFFFh
SA87	I0I0000xxx	64/32	500000h–50FFFFh	280000h–28FFFFh
SA88	I0I000lxxx	64/32	5I0000h–5IFFFFh	288000h–28FFFFh
SA89	I0I00I0xxx	64/32	520000h–52FFFFh	290000h–29FFFFh
SA90	I0I00I1xxx	64/32	530000h–53FFFFh	298000h–29FFFFh
SA91	I0I0I00xxx	64/32	540000h–54FFFFh	2A0000h–2A7FFFh
SA92	I0I0I0lxxx	64/32	550000h–55FFFFh	2A8000h–2AFFFFh
SA93	I0I0I10xxx	64/32	560000h–56FFFFh	2B0000h–2B7FFFh
SA94	I0I0I1lxxx	64/32	570000h–57FFFFh	2B8000h–2BFFFFh
SA95	I0I1000xxx	64/32	580000h–58FFFFh	2C0000h–2C7FFFh
SA96	I0I100lxxx	64/32	590000h–59FFFFh	2C8000h–2CFFFFh
SA97	I0I10I0xxx	64/32	5A0000h–5AFFFFh	2D0000h–2D7FFFh
SA98	I0I10I1xxx	64/32	5B0000h–5BFFFFh	2D8000h–2DFFFFh
SA99	I0I1I00xxx	64/32	5C0000h–5CFFFFh	2E0000h–2E7FFFh
SAI00	I0I1I0lxxx	64/32	5D0000h–5DFFFFh	2E8000h–2EFFFFh
SAI01	I0I1I10xxx	64/32	5E0000h–5EFFFFh	2F0000h–2FFFFFh
SAI02	I0I1I1lxxx	64/32	5F0000h–5FFFFFh	2F8000h–2FFFFFh
SAI03	I100000xxx	64/32	600000h–60FFFFh	300000h–307FFFh
SAI04	I10000lxxx	64/32	6I0000h–6IFFFFh	308000h–30FFFFh
SAI05	I1000I0xxx	64/32	620000h–62FFFFh	3I0000h–3I7FFFh
SAI06	I1000I1xxx	64/32	630000h–63FFFFh	3I8000h–3IFFFFh
SAI07	I100I00xxx	64/32	640000h–64FFFFh	320000h–327FFFh
SAI08	I100I0lxxx	64/32	650000h–65FFFFh	328000h–32FFFFh
SAI09	I100I10xxx	64/32	660000h–66FFFFh	330000h–337FFFh
SAI10	I100I1lxxx	64/32	670000h–67FFFFh	338000h–33FFFFh
SAI11	I10I000xxx	64/32	680000h–68FFFFh	340000h–347FFFh
SAI12	I10I00lxxx	64/32	690000h–69FFFFh	348000h–34FFFFh
SAI13	I10I0I0xxx	64/32	6A0000h–6AFFFFh	350000h–357FFFh
SAI14	I10I0I1xxx	64/32	6B0000h–6BFFFFh	358000h–35FFFFh
SAI15	I10I100xxx	64/32	6C0000h–6CFFFFh	360000h–367FFFh
SAI16	I10I10lxxx	64/32	6D0000h–6DFFFFh	368000h–36FFFFh

Table 9. S29GL064M (Model R4) Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A21–A12	Sector Size (Kbytes/Kwords)	(x8) Address Range	(x16) Address Range
SAI17	II0III0xxx	64/32	6E0000h–6EFFFFh	370000h–377FFFh
SAI18	II0III1xxx	64/32	6F0000h–6FFFFFFh	378000h–37FFFFh
SAI19	III0000xxx	64/32	700000h–70FFFFh	380000h–387FFFh
SAI20	III0001xxx	64/32	710000h–71FFFFh	388000h–38FFFFh
SAI21	III0010xxx	64/32	720000h–72FFFFh	390000h–397FFFh
SAI22	III0011xxx	64/32	730000h–73FFFFh	398000h–39FFFFh
SAI23	III0100xxx	64/32	740000h–74FFFFh	3A0000h–3A7FFFh
SAI24	III0101xxx	64/32	750000h–75FFFFh	3A8000h–3AFFFFh
SAI25	III0110xxx	64/32	760000h–76FFFFh	3B0000h–3B7FFFh
SAI26	III0111xxx	64/32	770000h–77FFFFh	3B8000h–3BFFFFh
SAI27	III1000xxx	64/32	780000h–78FFFFh	3C0000h–3C7FFFh
SAI28	III1001xxx	64/32	790000h–79FFFFh	3C8000h–3CFFFFh
SAI29	III1010xxx	64/32	7A0000h–7AFFFFh	3D0000h–3D7FFFh
SAI30	III1011xxx	64/32	7B0000h–7BFFFFh	3D8000h–3DFFFFh
SAI31	III1100xxx	64/32	7C0000h–7CFFFFh	3E0000h–3E7FFFh
SAI32	III1101xxx	64/32	7D0000h–7DFFFFh	3E8000h–3EFFFFh
SAI33	III1110xxx	64/32	7E0000h–7EFFFFh	3F0000h–3F7FFFh
SAI34	IIIIII000	64/32	7F0000h–7FFFFFFh	3F8000h–3FFFFFFh

Table 10. S29GL064M (Model R5) Sector Address Table

Sector	A21–A15								16-bit Address Range (in hexadecimal)
	0	0	0	0	0	0	0	0	
SA0	0	0	0	0	0	0	0	0	000000–007FFF
SA1	0	0	0	0	0	0	0	1	008000–00FFFF
SA2	0	0	0	0	0	0	1	0	010000–017FFF
SA3	0	0	0	0	0	0	1	1	018000–01FFFF
SA4	0	0	0	0	0	1	0	0	020000–027FFF
SA5	0	0	0	0	0	1	0	1	028000–02FFFF
SA6	0	0	0	0	0	1	1	0	030000–037FFF
SA7	0	0	0	0	0	1	1	1	038000–03FFFF
SA8	0	0	0	0	1	0	0	0	040000–047FFF
SA9	0	0	0	0	1	0	0	1	048000–04FFFF
SA10	0	0	0	0	1	0	1	0	050000–057FFF
SA11	0	0	0	0	1	0	1	1	058000–05FFFF
SA12	0	0	0	0	1	1	0	0	060000–067FFF
SA13	0	0	0	0	1	1	0	1	068000–06FFFF
SA14	0	0	0	0	1	1	1	0	070000–077FFF
SA15	0	0	0	0	1	1	1	1	078000–07FFFF
SA16	0	0	0	1	0	0	0	0	080000–087FFF
SA17	0	0	0	1	0	0	0	1	088000–08FFFF
SA18	0	0	0	1	0	0	1	0	090000–097FFF

Table 10. S29GL064M (Model R5) Sector Address Table (Continued)

Sector	A21-A15								16-bit Address Range (in hexadecimal)
SA19	0	0	1	0	0	1	1	098000-09FFFF	
SA20	0	0	1	0	1	0	0	0A0000-0A7FFF	
SA21	0	0	1	0	1	0	1	0A8000-0AFFFF	
SA22	0	0	1	0	1	1	0	0B0000-0B7FFF	
SA23	0	0	1	0	1	1	1	0B8000-0BFFFF	
SA24	0	0	1	1	0	0	0	0C0000-0C7FFF	
SA25	0	0	1	1	0	0	1	0C8000-0CFFFF	
SA26	0	0	1	1	0	1	0	0D0000-0D7FFF	
SA27	0	0	1	1	0	1	1	0D8000-0DFFFF	
SA28	0	0	1	1	1	0	0	0E0000-0E7FFF	
SA29	0	0	1	1	1	0	1	0E8000-0EFFFF	
SA30	0	0	1	1	1	1	0	0F0000-0F7FFF	
SA31	0	0	1	1	1	1	1	0F8000-0FFFFF	
SA64	1	0	0	0	0	0	0	200000-207FFF	
SA65	1	0	0	0	0	0	1	208000-20FFFF	
SA66	1	0	0	0	0	1	0	210000-217FFF	
SA67	1	0	0	0	0	1	1	218000-21FFFF	
SA68	1	0	0	0	1	0	0	220000-227FFF	
SA69	1	0	0	0	1	0	1	228000-22FFFF	
SA70	1	0	0	0	1	1	0	230000-237FFF	
SA71	1	0	0	0	1	1	1	238000-23FFFF	
SA72	1	0	0	1	0	0	0	240000-247FFF	
SA73	1	0	0	1	0	0	1	248000-24FFFF	
SA74	1	0	0	1	0	1	0	250000-257FFF	
SA75	1	0	0	1	0	1	1	258000-25FFFF	
SA76	1	0	0	1	1	0	0	260000-267FFF	
SA77	1	0	0	1	1	0	1	268000-26FFFF	
SA78	1	0	0	1	1	1	0	270000-277FFF	
SA79	1	0	0	1	1	1	1	278000-27FFFF	
SA80	1	0	1	0	0	0	0	280000-287FFF	
SA81	1	0	1	0	0	0	1	288000-28FFFF	
SA82	1	0	1	0	0	1	0	290000-297FFF	
SA83	1	0	1	0	0	1	1	298000-29FFFF	
SA84	1	0	1	0	1	0	0	2A0000-2A7FFF	
SA85	1	0	1	0	1	0	1	2A8000-2AFFFF	
SA86	1	0	1	0	1	1	0	2B0000-2B7FFF	
SA87	1	0	1	0	1	1	1	2B8000-2BFFFF	
SA88	1	0	1	1	0	0	0	2C0000-2C7FFF	
SA89	1	0	1	1	0	0	1	2C8000-2CFFFF	
SA90	1	0	1	1	0	1	0	2D0000-2D7FFF	
SA91	1	0	1	1	0	1	1	2D8000-2DFFFF	
SA92	1	0	1	1	1	0	0	2E0000-2E7FFF	
SA93	1	0	1	1	1	0	1	2E8000-2EFFFF	
SA94	1	0	1	1	1	1	0	2F0000-2F7FFF	
SA95	1	0	1	1	1	1	1	2F8000-2FFFFF	

Table 10. S29GL064M (Model R5) Sector Address Table (Continued)

Sector	A21-A15							16-bit Address Range (in hexadecimal)
SA32	0	1	0	0	0	0	0	10000-107FFF
SA33	0	1	0	0	0	0	1	108000-10FFFF
SA34	0	1	0	0	0	1	0	110000-117FFF
SA35	0	1	0	0	0	1	1	118000-11FFFF
SA36	0	1	0	0	1	0	0	120000-127FFF
SA37	0	1	0	0	1	0	1	128000-12FFFF
SA38	0	1	0	0	1	1	0	130000-137FFF
SA39	0	1	0	0	1	1	1	138000-13FFFF
SA40	0	1	0	1	0	0	0	140000-147FFF
SA41	0	1	0	1	0	0	1	148000-14FFFF
SA42	0	1	0	1	0	1	0	150000-157FFF
SA43	0	1	0	1	0	1	1	158000-15FFFF
SA44	0	1	0	1	1	0	0	160000-167FFF
SA45	0	1	0	1	1	0	1	168000-16FFFF
SA46	0	1	0	1	1	1	0	170000-177FFF
SA47	0	1	0	1	1	1	1	178000-17FFFF
SA48	0	1	1	0	0	0	0	180000-187FFF
SA49	0	1	1	0	0	0	1	188000-18FFFF
SA50	0	1	1	0	0	1	0	190000-197FFF
SA51	0	1	1	0	0	1	1	198000-19FFFF
SA52	0	1	1	0	1	0	0	1A0000-1A7FFF
SA53	0	1	1	0	1	0	1	1A8000-1AFFFF
SA54	0	1	1	0	1	1	0	1B0000-1B7FFF
SA55	0	1	1	0	1	1	1	1B8000-1BFFFF
SA56	0	1	1	1	0	0	0	1C0000-1C7FFF
SA57	0	1	1	1	0	0	1	1C8000-1CFFFF
SA58	0	1	1	1	0	1	0	1D0000-1D7FFF
SA59	0	1	1	1	0	1	1	1D8000-1DFFFF
SA60	0	1	1	1	1	0	0	1E0000-1E7FFF
SA61	0	1	1	1	1	0	1	1E8000-1EFFFF
SA62	0	1	1	1	1	1	0	1F0000-1F7FFF
SA63	0	1	1	1	1	1	1	1F8000-1FFFFF
SA96	1	1	0	0	0	0	0	300000-307FFF
SA97	1	1	0	0	0	0	1	308000-30FFFF
SA98	1	1	0	0	0	1	0	310000-317FFF
SA99	1	1	0	0	0	1	1	318000-31FFFF
SAI00	1	1	0	0	1	0	0	320000-327FFF
SAI01	1	1	0	0	1	0	1	328000-32FFFF
SAI02	1	1	0	0	1	1	0	330000-337FFF
SAI03	1	1	0	0	1	1	1	338000-33FFFF
SAI04	1	1	0	1	0	0	0	340000-347FFF
SAI05	1	1	0	1	0	0	1	348000-34FFFF
SAI06	1	1	0	1	0	1	0	350000-357FFF
SAI07	1	1	0	1	0	1	1	358000-35FFFF
SAI08	1	1	0	1	1	0	0	360000-367FFF

Table 10. S29GL064M (Model R5) Sector Address Table (Continued)

Sector	A21-A15								16-bit Address Range (in hexadecimal)
SAI09	1	1	0	1	1	0	1	368000-36FFFF	
SAI10	1	1	0	1	1	1	0	370000-377FFF	
SAI11	1	1	0	1	1	1	1	378000-37FFFF	
SAI12	1	1	1	0	0	0	0	380000-387FFF	
SAI13	1	1	1	0	0	0	1	388000-38FFFF	
SAI14	1	1	1	0	0	1	0	390000-397FFF	
SAI15	1	1	1	0	0	1	1	398000-39FFFF	
SAI16	1	1	1	0	1	0	0	3A0000-3A7FFF	
SAI17	1	1	1	0	1	0	1	3A8000-3AFFFF	
SAI18	1	1	1	0	1	1	0	3B0000-3B7FFF	
SAI19	1	1	1	0	1	1	1	3B8000-3BFFFF	
SAI20	1	1	1	1	0	0	0	3C0000-3C7FFF	
SAI21	1	1	1	1	0	0	1	3C8000-3CFFFF	
SAI22	1	1	1	1	0	1	0	3D0000-3D7FFF	
SAI23	1	1	1	1	0	1	1	3D8000-3DFFFF	
SAI24	1	1	1	1	1	0	0	3E0000-3E7FFF	
SAI25	1	1	1	1	1	0	1	3E8000-3EFFFF	
SAI26	1	1	1	1	1	1	0	3F0000-3F7FFF	
SAI27	1	1	1	1	1	1	1	3F8000-3FFFFF	

Table II. S29GL064M (Models R6, R7) Sector Address Table

Sector	A21-A15								16-bit Address Range (in hexadecimal)
SA0	0	0	0	0	0	0	0	000000-007FFF	
SA1	0	0	0	0	0	0	1	008000-00FFFF	
SA2	0	0	0	0	0	1	0	010000-017FFF	
SA3	0	0	0	0	0	1	1	018000-01FFFF	
SA4	0	0	0	0	1	0	0	020000-027FFF	
SA5	0	0	0	0	1	0	1	028000-02FFFF	
SA6	0	0	0	0	1	1	0	030000-037FFF	
SA7	0	0	0	0	1	1	1	038000-03FFFF	
SA8	0	0	0	1	0	0	0	040000-047FFF	
SA9	0	0	0	1	0	0	1	048000-04FFFF	
SAI0	0	0	0	1	0	1	0	050000-057FFF	
SAI1	0	0	0	1	0	1	1	058000-05FFFF	
SAI2	0	0	0	1	1	0	0	060000-067FFF	
SAI3	0	0	0	1	1	0	1	068000-06FFFF	
SAI4	0	0	0	1	1	1	0	070000-077FFF	
SAI5	0	0	0	1	1	1	1	078000-07FFFF	
SAI6	0	0	1	0	0	0	0	080000-087FFF	
SAI7	0	0	1	0	0	0	1	088000-08FFFF	
SAI8	0	0	1	0	0	1	0	090000-097FFF	
SAI9	0	0	1	0	0	1	1	098000-09FFFF	
SA20	0	0	1	0	1	0	0	0A0000-0A7FFF	

Table II. S29GL064M (Models R6, R7) Sector Address Table (Continued)

Sector	A21-A15							16-bit Address Range (in hexadecimal)
SA21	0	0	1	0	1	0	1	0A8000-0AFFFF
SA22	0	0	1	0	1	1	0	0B0000-0B7FFF
SA23	0	0	1	0	1	1	1	0B8000-0BFFFF
SA24	0	0	1	1	0	0	0	0C0000-0C7FFF
SA25	0	0	1	1	0	0	1	0C8000-0CFFFF
SA26	0	0	1	1	0	1	0	0D0000-0D7FFF
SA27	0	0	1	1	0	1	1	0D8000-0DFFFF
SA28	0	0	1	1	1	0	0	0E0000-0E7FFF
SA29	0	0	1	1	1	0	1	0E8000-0EFFFF
SA30	0	0	1	1	1	1	0	0F0000-0F7FFF
SA31	0	0	1	1	1	1	1	0F8000-0FFFFF
SA64	1	0	0	0	0	0	0	200000-207FFF
SA65	1	0	0	0	0	0	1	208000-20FFFF
SA66	1	0	0	0	0	1	0	210000-217FFF
SA67	1	0	0	0	0	1	1	218000-21FFFF
SA68	1	0	0	0	1	0	0	220000-227FFF
SA69	1	0	0	0	1	0	1	228000-22FFFF
SA70	1	0	0	0	1	1	0	230000-237FFF
SA71	1	0	0	0	1	1	1	238000-23FFFF
SA72	1	0	0	1	0	0	0	240000-247FFF
SA73	1	0	0	1	0	0	1	248000-24FFFF
SA74	1	0	0	1	0	1	0	250000-257FFF
SA75	1	0	0	1	0	1	1	258000-25FFFF
SA76	1	0	0	1	1	0	0	260000-267FFF
SA77	1	0	0	1	1	0	1	268000-26FFFF
SA78	1	0	0	1	1	1	0	270000-277FFF
SA79	1	0	0	1	1	1	1	278000-27FFFF
SA80	1	0	1	0	0	0	0	280000-287FFF
SA81	1	0	1	0	0	0	1	288000-28FFFF
SA82	1	0	1	0	0	1	0	290000-297FFF
SA83	1	0	1	0	0	1	1	298000-29FFFF
SA84	1	0	1	0	1	0	0	2A0000-2A7FFF
SA85	1	0	1	0	1	0	1	2A8000-2AFFFF
SA86	1	0	1	0	1	1	0	2B0000-2B7FFF
SA87	1	0	1	0	1	1	1	2B8000-2BFFFF
SA88	1	0	1	1	0	0	0	2C0000-2C7FFF
SA89	1	0	1	1	0	0	1	2C8000-2CFFFF
SA90	1	0	1	1	0	1	0	2D0000-2D7FFF
SA91	1	0	1	1	0	1	1	2D8000-2DFFFF
SA92	1	0	1	1	1	0	0	2E0000-2E7FFF
SA93	1	0	1	1	1	0	1	2E8000-2EFFFF
SA94	1	0	1	1	1	1	0	2F0000-2F7FFF
SA95	1	0	1	1	1	1	1	2F8000-2FFFFF
SA32	0	1	0	0	0	0	0	100000-107FFF
SA33	0	1	0	0	0	0	1	108000-10FFFF

Table II. S29GL064M (Models R6, R7) Sector Address Table (Continued)

Sector	A21-A15							16-bit Address Range (in hexadecimal)
	A21	A20	A19	A18	A17	A16	A15	
SA34	0	1	0	0	0	1	0	110000-117FFF
SA35	0	1	0	0	0	1	1	118000-11FFFF
SA36	0	1	0	0	1	0	0	120000-127FFF
SA37	0	1	0	0	1	0	1	128000-12FFFF
SA38	0	1	0	0	1	1	0	130000-137FFF
SA39	0	1	0	0	1	1	1	138000-13FFFF
SA40	0	1	0	1	0	0	0	140000-147FFF
SA41	0	1	0	1	0	0	1	148000-14FFFF
SA42	0	1	0	1	0	1	0	150000-157FFF
SA43	0	1	0	1	0	1	1	158000-15FFFF
SA44	0	1	0	1	1	0	0	160000-167FFF
SA45	0	1	0	1	1	0	1	168000-16FFFF
SA46	0	1	0	1	1	1	0	170000-177FFF
SA47	0	1	0	1	1	1	1	178000-17FFFF
SA48	0	1	1	0	0	0	0	180000-187FFF
SA49	0	1	1	0	0	0	1	188000-18FFFF
SA50	0	1	1	0	0	1	0	190000-197FFF
SA51	0	1	1	0	0	1	1	198000-19FFFF
SA52	0	1	1	0	1	0	0	1A0000-1A7FFF
SA53	0	1	1	0	1	0	1	1A8000-1AFFFF
SA54	0	1	1	0	1	1	0	1B0000-1B7FFF
SA55	0	1	1	0	1	1	1	1B8000-1BFFFF
SA56	0	1	1	1	0	0	0	1C0000-1C7FFF
SA57	0	1	1	1	0	0	1	1C8000-1CFFFF
SA58	0	1	1	1	0	1	0	1D0000-1D7FFF
SA59	0	1	1	1	0	1	1	1D8000-1DFFFF
SA60	0	1	1	1	1	0	0	1E0000-1E7FFF
SA61	0	1	1	1	1	0	1	1E8000-1EFFFF
SA62	0	1	1	1	1	1	0	1F0000-1F7FFF
SA63	0	1	1	1	1	1	1	1F8000-1FFFFF
SA96	1	1	0	0	0	0	0	300000-307FFF
SA97	1	1	0	0	0	0	1	308000-30FFFF
SA98	1	1	0	0	0	1	0	310000-317FFF
SA99	1	1	0	0	0	1	1	318000-31FFFF
SAI00	1	1	0	0	1	0	0	320000-327FFF
SAI01	1	1	0	0	1	0	1	328000-32FFFF
SAI02	1	1	0	0	1	1	0	330000-337FFF
SAI03	1	1	0	0	1	1	1	338000-33FFFF
SAI04	1	1	0	1	0	0	0	340000-347FFF
SAI05	1	1	0	1	0	0	1	348000-34FFFF
SAI06	1	1	0	1	0	1	0	350000-357FFF
SAI07	1	1	0	1	0	1	1	358000-35FFFF
SAI08	1	1	0	1	1	0	0	360000-367FFF
SAI09	1	1	0	1	1	0	1	368000-36FFFF
SAI10	1	1	0	1	1	1	0	370000-377FFF

Table II. S29GL064M (Models R6, R7) Sector Address Table (Continued)

Sector	A2I-A15								16-bit Address Range (in hexadecimal)
SAI11	1	1	0	1	1	1	1		378000-37FFFF
SAI12	1	1	1	0	0	0	0		380000-387FFF
SAI13	1	1	1	0	0	0	1		388000-38FFFF
SAI14	1	1	1	0	0	1	0		390000-397FFF
SAI15	1	1	1	0	0	1	1		398000-39FFFF
SAI16	1	1	1	0	1	0	0		3A0000-3A7FFF
SAI17	1	1	1	0	1	0	1		3A8000-3AFFFF
SAI18	1	1	1	0	1	1	0		3B0000-3B7FFF
SAI19	1	1	1	0	1	1	1		3B8000-3BFFFF
SAI20	1	1	1	1	0	0	0		3C0000-3C7FFF
SAI21	1	1	1	1	0	0	1		3C8000-3CFFFF
SAI22	1	1	1	1	0	1	0		3D0000-3D7FFF
SAI23	1	1	1	1	0	1	1		3D8000-3DFFFF
SAI24	1	1	1	1	1	0	0		3E0000-3E7FFF
SAI25	1	1	1	1	1	0	1		3E8000-3EFFFF
SAI26	1	1	1	1	1	1	0		3F0000-3F7FFF
SAI27	1	1	1	1	1	1	1		3F8000-3FFFFF

Table 12. S29GLI28M Sector Address Table

Sector	A22-A15								Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	0	0	0	0	0	0	0			
SA0	0	0	0	0	0	0	0	0	64/32	000000-00FFFF	000000-007FFF
SA1	0	0	0	0	0	0	0	1	64/32	010000-01FFFF	008000-00FFFF
SA2	0	0	0	0	0	0	1	0	64/32	020000-02FFFF	010000-017FFF
SA3	0	0	0	0	0	0	1	1	64/32	030000-03FFFF	018000-01FFFF
SA4	0	0	0	0	0	1	0	0	64/32	040000-04FFFF	020000-027FFF
SA5	0	0	0	0	0	1	0	1	64/32	050000-05FFFF	028000-02FFFF
SA6	0	0	0	0	0	1	1	0	64/32	060000-06FFFF	030000-037FFF
SA7	0	0	0	0	0	1	1	1	64/32	070000-07FFFF	038000-03FFFF
SA8	0	0	0	0	1	0	0	0	64/32	080000-08FFFF	040000-047FFF
SA9	0	0	0	0	1	0	0	1	64/32	090000-09FFFF	048000-04FFFF
SA10	0	0	0	0	1	0	1	0	64/32	0A0000-0AFFFF	050000-057FFF
SA11	0	0	0	0	1	0	1	1	64/32	0B0000-0BFFFF	058000-05FFFF
SA12	0	0	0	0	1	1	0	0	64/32	0C0000-0CFFFF	060000-067FFF
SA13	0	0	0	0	1	1	0	1	64/32	0D0000-0DFFFF	068000-06FFFF
SA14	0	0	0	0	1	1	1	0	64/32	0E0000-0EFFFF	070000-077FFF
SA15	0	0	0	0	1	1	1	1	64/32	0F0000-0FFFFF	078000-07FFFF
SA16	0	0	0	1	0	0	0	0	64/32	100000-10FFFF	080000-087FFF
SA17	0	0	0	1	0	0	0	1	64/32	110000-11FFFF	088000-08FFFF
SA18	0	0	0	1	0	0	1	0	64/32	120000-12FFFF	090000-097FFF
SA19	0	0	0	1	0	0	1	1	64/32	130000-13FFFF	098000-09FFFF
SA20	0	0	0	1	0	1	0	0	64/32	140000-14FFFF	0A0000-0A7FFF
SA21	0	0	0	1	0	1	0	1	64/32	150000-15FFFF	0A8000-0AFFFF
SA22	0	0	0	1	0	1	1	0	64/32	160000-16FFFF	0B0000-0B7FFF
SA23	0	0	0	1	0	1	1	1	64/32	170000-17FFFF	0B8000-0BFFFF
SA24	0	0	0	1	1	0	0	0	64/32	180000-18FFFF	0C0000-0C7FFF
SA25	0	0	0	1	1	0	0	1	64/32	190000-19FFFF	0C8000-0CFFFF
SA26	0	0	0	1	1	0	1	0	64/32	1A0000-1AFFFF	0D0000-0D7FFF
SA27	0	0	0	1	1	0	1	1	64/32	1B0000-1BFFFF	0D8000-0DFFFF
SA28	0	0	0	1	1	1	0	0	64/32	1C0000-1CFFFF	0E0000-0E7FFF
SA29	0	0	0	1	1	1	0	1	64/32	1D0000-1DFFFF	0E8000-0EFFFF
SA30	0	0	0	1	1	1	1	0	64/32	1E0000-1EFFFF	0F0000-0F7FFF
SA31	0	0	0	1	1	1	1	1	64/32	1F0000-1FFFFF	0F8000-0FFFFF
SA32	0	0	1	0	0	0	0	0	64/32	200000-20FFFF	100000-107FFF
SA33	0	0	1	0	0	0	0	1	64/32	210000-21FFFF	108000-10FFFF
SA34	0	0	1	0	0	0	1	0	64/32	220000-22FFFF	110000-117FFF
SA35	0	0	1	0	0	0	1	1	64/32	230000-23FFFF	118000-11FFFF
SA36	0	0	1	0	0	1	0	0	64/32	240000-24FFFF	120000-127FFF
SA37	0	0	1	0	0	1	0	1	64/32	250000-25FFFF	128000-12FFFF
SA38	0	0	1	0	0	1	1	0	64/32	260000-26FFFF	130000-137FFF
SA39	0	0	1	0	0	1	1	1	64/32	270000-27FFFF	138000-13FFFF
SA40	0	0	1	0	1	0	0	0	64/32	280000-28FFFF	140000-147FFF
SA41	0	0	1	0	1	0	0	1	64/32	290000-29FFFF	148000-14FFFF
SA42	0	0	1	0	1	0	1	0	64/32	2A0000-2AFFFF	150000-157FFF
SA43	0	0	1	0	1	0	1	1	64/32	2B0000-2BFFFF	158000-15FFFF
SA44	0	0	1	0	1	1	0	0	64/32	2C0000-2CFFFF	160000-167FFF

Table 12. S29GLI28M Sector Address Table (Continued)

Sector	A22-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	0	1	0	1	1	0	1				
SA45	0	0	1	0	1	1	0	1		64/32	2D0000-2DFFFF	I68000-I6FFFF
SA46	0	0	1	0	1	1	1	0		64/32	2E0000-2EFFFF	I70000-I7FFFF
SA47	0	0	1	0	1	1	1	1		64/32	2F0000-2FFFFF	I78000-I7FFFF
SA48	0	0	1	1	0	0	0	0		64/32	300000-30FFFF	I80000-I87FFF
SA49	0	0	1	1	0	0	0	1		64/32	310000-31FFFF	I88000-I8FFFF
SA50	0	0	1	1	0	0	1	0		64/32	320000-32FFFF	I90000-I97FFF
SA51	0	0	1	1	0	0	1	1		64/32	330000-33FFFF	I98000-I9FFFF
SA52	0	0	1	1	0	1	0	0		64/32	340000-34FFFF	IA0000-IA7FFF
SA53	0	0	1	1	0	1	0	1		64/32	350000-35FFFF	IA8000-IAFFFF
SA54	0	0	1	1	0	1	1	0		64/32	360000-36FFFF	IB0000-IB7FFF
SA55	0	0	1	1	0	1	1	1		64/32	370000-37FFFF	IB8000-IBFFFF
SA56	0	0	1	1	1	0	0	0		64/32	380000-38FFFF	IC0000-IC7FFF
SA57	0	0	1	1	1	0	0	1		64/32	390000-39FFFF	IC8000-ICFFFF
SA58	0	0	1	1	1	0	1	0		64/32	3A0000-3AFFFF	ID0000-ID7FFF
SA59	0	0	1	1	1	0	1	1		64/32	3B0000-3BFFFF	ID8000-IDFFFF
SA60	0	0	1	1	1	1	0	0		64/32	3C0000-3CFFFF	IE0000-IE7FFF
SA61	0	0	1	1	1	1	0	1		64/32	3D0000-3DFFFF	IE8000-IEFFFF
SA62	0	0	1	1	1	1	1	0		64/32	3E0000-3EFFFF	IF0000-IF7FFF
SA63	0	0	1	1	1	1	1	1		64/32	3F0000-3FFFFF	IF8000-IFFFFF
SA64	0	1	0	0	0	0	0	0		64/32	400000-40FFFF	200000-207FFF
SA65	0	1	0	0	0	0	0	1		64/32	410000-41FFFF	208000-20FFFF
SA66	0	1	0	0	0	0	1	0		64/32	420000-42FFFF	210000-217FFF
SA67	0	1	0	0	0	0	1	1		64/32	430000-43FFFF	218000-21FFFF
SA68	0	1	0	0	0	1	0	0		64/32	440000-44FFFF	220000-227FFF
SA69	0	1	0	0	0	1	0	1		64/32	450000-45FFFF	228000-22FFFF
SA70	0	1	0	0	0	1	1	0		64/32	460000-46FFFF	230000-237FFF
SA71	0	1	0	0	0	1	1	1		64/32	470000-47FFFF	238000-23FFFF
SA72	0	1	0	0	1	0	0	0		64/32	480000-48FFFF	240000-247FFF
SA73	0	1	0	0	1	0	0	1		64/32	490000-49FFFF	248000-24FFFF
SA74	0	1	0	0	1	0	1	0		64/32	4A0000-4AFFFF	250000-257FFF
SA75	0	1	0	0	1	0	1	1		64/32	4B0000-4BFFFF	258000-25FFFF
SA76	0	1	0	0	1	1	0	0		64/32	4C0000-4CFFFF	260000-267FFF
SA77	0	1	0	0	1	1	0	1		64/32	4D0000-4DFFFF	268000-26FFFF
SA78	0	1	0	0	1	1	1	0		64/32	4E0000-4EFFFF	270000-277FFF
SA79	0	1	0	0	1	1	1	1		64/32	4F0000-4FFFFF	278000-27FFFF
SA80	0	1	0	1	0	0	0	0		64/32	500000-50FFFF	280000-287FFF
SA81	0	1	0	1	0	0	0	1		64/32	510000-51FFFF	288000-28FFFF
SA82	0	1	0	1	0	0	1	0		64/32	520000-52FFFF	290000-297FFF
SA83	0	1	0	1	0	0	1	1		64/32	530000-53FFFF	298000-29FFFF
SA84	0	1	0	1	0	1	0	0		64/32	540000-54FFFF	2A0000-2A7FFF
SA85	0	1	0	1	0	1	0	1		64/32	550000-55FFFF	2A8000-2AFFFF
SA86	0	1	0	1	0	1	1	0		64/32	560000-56FFFF	2B0000-2B7FFF
SA87	0	1	0	1	0	1	1	1		64/32	570000-57FFFF	2B8000-2BFFFF
SA88	0	1	0	1	1	0	0	0		64/32	580000-58FFFF	2C0000-2C7FFF
SA89	0	1	0	1	1	0	0	1		64/32	590000-59FFFF	2C8000-2CFFFF

Table 12. S29GLI28M Sector Address Table (Continued)

Sector	A22-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	1	0	1	1	0	1	0	0			
SA90	0	1	0	1	1	0	1	0		64/32	5A0000-5AFFFF	2D0000-2D7FFF
SA91	0	1	0	1	1	0	1	1		64/32	5B0000-5BFFFF	2D8000-2DFFFF
SA92	0	1	0	1	1	1	0	0		64/32	5C0000-5CFFFF	2E0000-2E7FFF
SA93	0	1	0	1	1	1	0	1		64/32	5D0000-5DFFFF	2E8000-2EFFFF
SA94	0	1	0	1	1	1	1	0		64/32	5E0000-5EFFFF	2F0000-2F7FFF
SA95	0	1	0	1	1	1	1	1		64/32	5F0000-5FFFFF	2F8000-2FFFFF
SA96	0	1	1	0	0	0	0	0		64/32	600000-60FFFF	300000-307FFF
SA97	0	1	1	0	0	0	0	1		64/32	610000-61FFFF	308000-30FFFF
SA98	0	1	1	0	0	0	1	0		64/32	620000-62FFFF	310000-317FFF
SA99	0	1	1	0	0	0	1	1		64/32	630000-63FFFF	318000-31FFFF
SAI00	0	1	1	0	0	1	0	0		64/32	640000-64FFFF	320000-327FFF
SAI01	0	1	1	0	0	1	0	1		64/32	650000-65FFFF	328000-32FFFF
SAI02	0	1	1	0	0	1	1	0		64/32	660000-66FFFF	330000-337FFF
SAI03	0	1	1	0	0	1	1	1		64/32	670000-67FFFF	338000-33FFFF
SAI04	0	1	1	0	1	0	0	0		64/32	680000-68FFFF	340000-347FFF
SAI05	0	1	1	0	1	0	0	1		64/32	690000-69FFFF	348000-34FFFF
SAI06	0	1	1	0	1	0	1	0		64/32	6A0000-6AFFFF	350000-357FFF
SAI07	0	1	1	0	1	0	1	1		64/32	6B0000-6BFFFF	358000-35FFFF
SAI08	0	1	1	0	1	1	0	0		64/32	6C0000-6CFFFF	360000-367FFF
SAI09	0	1	1	0	1	1	0	1		64/32	6D0000-6DFFFF	368000-36FFFF
SAI10	0	1	1	0	1	1	1	0		64/32	6E0000-6EFFFF	370000-377FFF
SAI11	0	1	1	0	1	1	1	1		64/32	6F0000-6FFFFF	378000-37FFFF
SAI12	0	1	1	1	0	0	0	0		64/32	700000-70FFFF	380000-387FFF
SAI13	0	1	1	1	0	0	0	1		64/32	710000-71FFFF	388000-38FFFF
SAI14	0	1	1	1	0	0	1	0		64/32	720000-72FFFF	390000-397FFF
SAI15	0	1	1	1	0	0	1	1		64/32	730000-73FFFF	398000-39FFFF
SAI16	0	1	1	1	0	1	0	0		64/32	740000-74FFFF	3A0000-3A7FFF
SAI17	0	1	1	1	0	1	0	1		64/32	750000-75FFFF	3A8000-3AFFFF
SAI18	0	1	1	1	0	1	1	0		64/32	760000-76FFFF	3B0000-3B7FFF
SAI19	0	1	1	1	0	1	1	1		64/32	770000-77FFFF	3B8000-3BFFFF
SAI20	0	1	1	1	1	0	0	0		64/32	780000-78FFFF	3C0000-3C7FFF
SAI21	0	1	1	1	1	0	0	1		64/32	790000-79FFFF	3C8000-3CFFFF
SAI22	0	1	1	1	1	0	1	0		64/32	7A0000-7AFFFF	3D0000-3D7FFF
SAI23	0	1	1	1	1	0	1	1		64/32	7B0000-7BFFFF	3D8000-3DFFFF
SAI24	0	1	1	1	1	1	0	0		64/32	7C0000-7CFFFF	3E0000-3E7FFF
SAI25	0	1	1	1	1	1	0	1		64/32	7D0000-7DFFFF	3E8000-3EFFFF
SAI26	0	1	1	1	1	1	1	0		64/32	7E0000-7EFFFF	3F0000-3F7FFF
SAI27	0	1	1	1	1	1	1	1		64/32	7F0000-7FFFFF	3F8000-3FFFFF
SAI28	1	0	0	0	0	0	0	0		64/32	800000-80FFFF	400000-407FFF
SAI29	1	0	0	0	0	0	0	1		64/32	810000-81FFFF	408000-40FFFF
SAI30	1	0	0	0	0	0	1	0		64/32	820000-82FFFF	410000-417FFF
SAI31	1	0	0	0	0	0	1	1		64/32	830000-83FFFF	418000-41FFFF
SAI32	1	0	0	0	0	1	0	0		64/32	840000-84FFFF	420000-427FFF
SAI33	1	0	0	0	0	1	0	1		64/32	850000-85FFFF	428000-42FFFF
SAI34	1	0	0	0	0	1	1	0		64/32	860000-86FFFF	430000-437FFF

Table 12. S29GLI28M Sector Address Table (Continued)

Sector	A22-A15								Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SAI35	1	0	0	0	0	1	1	1	64/32	870000-87FFFF	438000-43FFFF
SAI36	1	0	0	0	1	0	0	0	64/32	880000-88FFFF	440000-447FFF
SAI37	1	0	0	0	1	0	0	1	64/32	890000-89FFFF	448000-44FFFF
SAI38	1	0	0	0	1	0	1	0	64/32	8A0000-8AFFFF	450000-457FFF
SAI39	1	0	0	0	1	0	1	1	64/32	8B0000-8BFFFF	458000-45FFFF
SAI40	1	0	0	0	1	1	0	0	64/32	8C0000-8CFFFF	460000-467FFF
SAI41	1	0	0	0	1	1	0	1	64/32	8D0000-8DFFFF	468000-46FFFF
SAI42	1	0	0	0	1	1	1	0	64/32	8E0000-8EFFFF	470000-477FFF
SAI43	1	0	0	0	1	1	1	1	64/32	8F0000-8FFFFF	478000-47FFFF
SAI44	1	0	0	1	0	0	0	0	64/32	900000-90FFFF	480000-487FFF
SAI45	1	0	0	1	0	0	0	1	64/32	910000-91FFFF	488000-48FFFF
SAI46	1	0	0	1	0	0	1	0	64/32	920000-92FFFF	490000-497FFF
SAI47	1	0	0	1	0	0	1	1	64/32	930000-93FFFF	498000-49FFFF
SAI48	1	0	0	1	0	1	0	0	64/32	940000-94FFFF	4A0000-4A7FFF
SAI49	1	0	0	1	0	1	0	1	64/32	950000-95FFFF	4A8000-4AFFFF
SAI50	1	0	0	1	0	1	1	0	64/32	960000-96FFFF	4B0000-4B7FFF
SAI51	1	0	0	1	0	1	1	1	64/32	970000-97FFFF	4B8000-4BFFFF
SAI52	1	0	0	1	1	0	0	0	64/32	980000-98FFFF	4C0000-4C7FFF
SAI53	1	0	0	1	1	0	0	1	64/32	990000-99FFFF	4C8000-4CFFFF
SAI54	1	0	0	1	1	0	1	0	64/32	9A0000-9AFFFF	4D0000-4D7FFF
SAI55	1	0	0	1	1	0	1	1	64/32	9B0000-9BFFFF	4D8000-4DFFFF
SAI56	1	0	0	1	1	1	0	0	64/32	9C0000-9CFFFF	4E0000-4E7FFF
SAI57	1	0	0	1	1	1	0	1	64/32	9D0000-9DFFFF	4E8000-4EFFFF
SAI58	1	0	0	1	1	1	1	0	64/32	9E0000-9EFFFF	4F0000-4F7FFF
SAI59	1	0	0	1	1	1	1	1	64/32	9F0000-9FFFFF	4F8000-4FFFFF
SAI60	1	0	1	0	0	0	0	0	64/32	A00000-A0FFFF	500000-507FFF
SAI61	1	0	1	0	0	0	0	1	64/32	A10000-A1FFFF	508000-50FFFF
SAI62	1	0	1	0	0	0	1	0	64/32	A20000-A2FFFF	510000-517FFF
SAI63	1	0	1	0	0	0	1	1	64/32	A30000-A3FFFF	518000-51FFFF
SAI64	1	0	1	0	0	1	0	0	64/32	A40000-A4FFFF	520000-527FFF
SAI65	1	0	1	0	0	1	0	1	64/32	A50000-A5FFFF	528000-52FFFF
SAI66	1	0	1	0	0	1	1	0	64/32	A60000-A6FFFF	530000-537FFF
SAI67	1	0	1	0	0	1	1	1	64/32	A70000-A7FFFF	538000-53FFFF
SAI68	1	0	1	0	1	0	0	0	64/32	A80000-A8FFFF	540000-547FFF
SAI69	1	0	1	0	1	0	0	1	64/32	A90000-A9FFFF	548000-54FFFF
SAI70	1	0	1	0	1	0	1	0	64/32	AA0000-AAFFFF	550000-557FFF
SAI71	1	0	1	0	1	0	1	1	64/32	AB0000-ABFFFF	558000-55FFFF
SAI72	1	0	1	0	1	1	0	0	64/32	AC0000-ACFFFF	560000-567FFF
SAI73	1	0	1	0	1	1	0	1	64/32	AD0000-ADFFFF	568000-56FFFF
SAI74	1	0	1	0	1	1	1	0	64/32	AE0000-AEFFFF	570000-577FFF
SAI75	1	0	1	0	1	1	1	1	64/32	AF0000-AFFFFF	578000-57FFFF
SAI76	1	0	1	1	0	0	0	0	64/32	B00000-B0FFFF	580000-587FFF
SAI77	1	0	1	1	0	0	0	1	64/32	B10000-B1FFFF	588000-58FFFF
SAI78	1	0	1	1	0	0	1	0	64/32	B20000-B2FFFF	590000-597FFF
SAI79	1	0	1	1	0	0	1	1	64/32	B30000-B3FFFF	598000-59FFFF

Table 12. S29GLI28M Sector Address Table (Continued)

Sector	A22–A15								Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SAI80	1	0	1	1	0	1	0	0	64/32	B40000–B4FFFF	5A0000–5A7FFF
SAI81	1	0	1	1	0	1	0	1	64/32	B50000–B5FFFF	5A8000–5AFFFF
SAI82	1	0	1	1	0	1	1	0	64/32	B60000–B6FFFF	5B0000–5B7FFF
SAI83	1	0	1	1	0	1	1	1	64/32	B70000–B7FFFF	5B8000–5BFFFF
SAI84	1	0	1	1	1	0	0	0	64/32	B80000–B8FFFF	5C0000–5C7FFF
SAI85	1	0	1	1	1	0	0	1	64/32	B90000–B9FFFF	5C8000–5CFFFF
SAI86	1	0	1	1	1	0	1	0	64/32	BA0000–BAFFFF	5D0000–5D7FFF
SAI87	1	0	1	1	1	0	1	1	64/32	BB0000–BBFFFF	5D8000–5DFFFF
SAI88	1	0	1	1	1	1	0	0	64/32	BC0000–BCFFFF	5E0000–5E7FFF
SAI89	1	0	1	1	1	1	0	1	64/32	BD0000–BDFFFF	5E8000–5EFFFF
SAI90	1	0	1	1	1	1	1	0	64/32	BE0000–BEFFFF	5F0000–5F7FFF
SAI91	1	0	1	1	1	1	1	1	64/32	BF0000–BFFFFF	5F8000–5FFFFF
SAI92	1	1	0	0	0	0	0	0	64/32	C00000–C0FFFF	600000–607FFF
SAI93	1	1	0	0	0	0	0	1	64/32	C10000–C1FFFF	608000–60FFFF
SAI94	1	1	0	0	0	0	1	0	64/32	C20000–C2FFFF	610000–617FFF
SAI95	1	1	0	0	0	0	1	1	64/32	C30000–C3FFFF	618000–61FFFF
SAI96	1	1	0	0	0	1	0	0	64/32	C40000–C4FFFF	620000–627FFF
SAI97	1	1	0	0	0	1	0	1	64/32	C50000–C5FFFF	628000–62FFFF
SAI98	1	1	0	0	0	1	1	0	64/32	C60000–C6FFFF	630000–637FFF
SAI99	1	1	0	0	0	1	1	1	64/32	C70000–C7FFFF	638000–63FFFF
SA200	1	1	0	0	1	0	0	0	64/32	C80000–C8FFFF	640000–647FFF
SA201	1	1	0	0	1	0	0	1	64/32	C90000–C9FFFF	648000–64FFFF
SA202	1	1	0	0	1	0	1	0	64/32	CA0000–CAFFFF	650000–657FFF
SA203	1	1	0	0	1	0	1	1	64/32	CB0000–CBFFFF	658000–65FFFF
SA204	1	1	0	0	1	1	0	0	64/32	CC0000–CCFFFF	660000–667FFF
SA205	1	1	0	0	1	1	0	1	64/32	CD0000–CDFFFF	668000–66FFFF
SA206	1	1	0	0	1	1	1	0	64/32	CE0000–CEFFFF	670000–677FFF
SA207	1	1	0	0	1	1	1	1	64/32	CF0000–CFFFFF	678000–67FFFF
SA208	1	1	0	1	0	0	0	0	64/32	D00000–D0FFFF	680000–687FFF
SA209	1	1	0	1	0	0	0	1	64/32	D10000–D1FFFF	688000–68FFFF
SA210	1	1	0	1	0	0	1	0	64/32	D20000–D2FFFF	690000–697FFF
SA211	1	1	0	1	0	0	1	1	64/32	D30000–D3FFFF	698000–69FFFF
SA212	1	1	0	1	0	1	0	0	64/32	D40000–D4FFFF	6A0000–6A7FFF
SA213	1	1	0	1	0	1	0	1	64/32	D50000–D5FFFF	6A8000–6AFFFF
SA214	1	1	0	1	0	1	1	0	64/32	D60000–D6FFFF	6B0000–6B7FFF
SA215	1	1	0	1	0	1	1	1	64/32	D70000–D7FFFF	6B8000–6BFFFF
SA216	1	1	0	1	1	0	0	0	64/32	D80000–D8FFFF	6C0000–6C7FFF
SA217	1	1	0	1	1	0	0	1	64/32	D90000–D9FFFF	6C8000–6CFFFF
SA218	1	1	0	1	1	0	1	0	64/32	DA0000–DAFFFF	6D0000–6D7FFF
SA219	1	1	0	1	1	0	1	1	64/32	DB0000–DBFFFF	6D8000–6DFFFF
SA220	1	1	0	1	1	1	0	0	64/32	DC0000–DCFFFF	6E0000–6E7FFF
SA221	1	1	0	1	1	1	0	1	64/32	DD0000–DDFFFF	6E8000–6EFFFF
SA222	1	1	0	1	1	1	1	0	64/32	DE0000–DEFFFF	6F0000–6F7FFF
SA223	1	1	0	1	1	1	1	1	64/32	DF0000–DFFFFF	6F8000–6FFFFF
SA224	1	1	1	0	0	0	0	0	64/32	E00000–E0FFFF	700000–707FFF

Table I2. S29GLI28M Sector Address Table (Continued)

Sector	A22–A15								Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	I	I	I	0	0	0	0	I			
SA225	I	I	I	0	0	0	0	I	64/32	E10000–E1FFFF	708000–70FFFF
SA226	I	I	I	0	0	0	I	0	64/32	E20000–E2FFFF	710000–71FFFF
SA227	I	I	I	0	0	0	I	I	64/32	E30000–E3FFFF	718000–71FFFF
SA228	I	I	I	0	0	I	0	0	64/32	E40000–E4FFFF	720000–72FFFF
SA229	I	I	I	0	0	I	0	I	64/32	E50000–E5FFFF	728000–72FFFF
SA230	I	I	I	0	0	I	I	0	64/32	E60000–E6FFFF	730000–73FFFF
SA231	I	I	I	0	0	I	I	I	64/32	E70000–E7FFFF	738000–73FFFF
SA232	I	I	I	0	I	0	0	0	64/32	E80000–E8FFFF	740000–74FFFF
SA233	I	I	I	0	I	0	0	I	64/32	E90000–E9FFFF	748000–74FFFF
SA234	I	I	I	0	I	0	I	0	64/32	EA0000–EAFFFF	750000–75FFFF
SA235	I	I	I	0	I	0	I	I	64/32	EB0000–EBFFFF	758000–75FFFF
SA236	I	I	I	0	I	I	0	0	64/32	EC0000–ECFFFF	760000–76FFFF
SA237	I	I	I	0	I	I	0	I	64/32	ED0000–EDFFFF	768000–76FFFF
SA238	I	I	I	0	I	I	I	0	64/32	EE0000–EEFFFF	770000–77FFFF
SA239	I	I	I	0	I	I	I	I	64/32	EF0000–EFFFFF	778000–77FFFF
SA240	I	I	I	I	0	0	0	0	64/32	F00000–F0FFFF	780000–78FFFF
SA241	I	I	I	I	0	0	0	I	64/32	F10000–F1FFFF	788000–78FFFF
SA242	I	I	I	I	0	0	I	0	64/32	F20000–F2FFFF	790000–79FFFF
SA243	I	I	I	I	0	0	I	I	64/32	F30000–F3FFFF	798000–79FFFF
SA244	I	I	I	I	0	I	0	0	64/32	F40000–F4FFFF	7A0000–7A7FFF
SA245	I	I	I	I	0	I	0	I	64/32	F50000–F5FFFF	7A8000–7AFFFF
SA246	I	I	I	I	0	I	I	0	64/32	F60000–F6FFFF	7B0000–7B7FFF
SA247	I	I	I	I	0	I	I	I	64/32	F70000–F7FFFF	7B8000–7BFFFF
SA248	I	I	I	I	I	0	0	0	64/32	F80000–F8FFFF	7C0000–7C7FFF
SA249	I	I	I	I	I	0	0	I	64/32	F90000–F9FFFF	7C8000–7CFFFF
SA250	I	I	I	I	I	0	I	0	64/32	FA0000–FAFFFF	7D0000–7D7FFF
SA251	I	I	I	I	I	0	I	I	64/32	FB0000–FBFFFF	7D8000–7DFFFF
SA252	I	I	I	I	I	I	0	0	64/32	FC0000–FCFFFF	7E0000–7E7FFF
SA253	I	I	I	I	I	I	0	I	64/32	FD0000–FDFFFF	7E8000–7EFFFF
SA254	I	I	I	I	I	I	I	0	64/32	FE0000–FEFFFF	7F0000–7F7FFF
SA255	I	I	I	I	I	I	I	I	64/32	FF0000–FFFFFF	7F8000–7FFFFF

Table I3. S29GL256M Sector Address Table

Sector	A23-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	0	0	0	0	0	0	0	0			
SA0	0	0	0	0	0	0	0	0	0	64/32	0000000-000FFFF	000000-007FFF
SA1	0	0	0	0	0	0	0	0	1	64/32	0010000-001FFFF	008000-00FFFF
SA2	0	0	0	0	0	0	0	1	0	64/32	0020000-002FFFF	010000-017FFF
SA3	0	0	0	0	0	0	0	1	1	64/32	0030000-003FFFF	018000-01FFFF
SA4	0	0	0	0	0	0	1	0	0	64/32	0040000-004FFFF	020000-027FFF
SA5	0	0	0	0	0	0	1	0	1	64/32	0050000-005FFFF	028000-02FFFF
SA6	0	0	0	0	0	0	1	1	0	64/32	0060000-006FFFF	030000-037FFF
SA7	0	0	0	0	0	0	1	1	1	64/32	0070000-007FFFF	038000-03FFFF
SA8	0	0	0	0	0	1	0	0	0	64/32	0080000-008FFFF	040000-047FFF
SA9	0	0	0	0	0	1	0	0	1	64/32	0090000-009FFFF	048000-04FFFF
SA10	0	0	0	0	0	1	0	1	0	64/32	00A0000-00AFFFF	050000-057FFF
SA11	0	0	0	0	0	1	0	1	1	64/32	00B0000-00BFFFF	058000-05FFFF
SA12	0	0	0	0	0	1	1	0	0	64/32	00C0000-00CFFFF	060000-067FFF
SA13	0	0	0	0	0	1	1	0	1	64/32	00D0000-00DFFFF	068000-06FFFF
SA14	0	0	0	0	0	1	1	1	0	64/32	00E0000-00EFFFF	070000-077FFF
SA15	0	0	0	0	0	1	1	1	1	64/32	00F0000-00FFFFFF	078000-07FFFF
SA16	0	0	0	0	1	0	0	0	0	64/32	0100000-010FFFF	080000-087FFF
SA17	0	0	0	0	1	0	0	0	1	64/32	0110000-011FFFF	088000-08FFFF
SA18	0	0	0	0	1	0	0	1	0	64/32	0120000-012FFFF	090000-097FFF
SA19	0	0	0	0	1	0	0	1	1	64/32	0130000-013FFFF	098000-09FFFF
SA20	0	0	0	0	1	0	1	0	0	64/32	0140000-014FFFF	0A0000-0A7FFF
SA21	0	0	0	0	1	0	1	0	1	64/32	0150000-015FFFF	0A8000-0AFFFF
SA22	0	0	0	0	1	0	1	1	0	64/32	0160000-016FFFF	0B0000-0B7FFF
SA23	0	0	0	0	1	0	1	1	1	64/32	0170000-017FFFF	0B8000-0BFFFF
SA24	0	0	0	0	1	1	0	0	0	64/32	0180000-018FFFF	0C0000-0C7FFF
SA25	0	0	0	0	1	1	0	0	1	64/32	0190000-019FFFF	0C8000-0CFFFF
SA26	0	0	0	0	1	1	0	1	0	64/32	01A0000-01AFFFF	0D0000-0D7FFF
SA27	0	0	0	0	1	1	0	1	1	64/32	01B0000-01BFFFF	0D8000-0DFFFF
SA28	0	0	0	0	1	1	1	0	0	64/32	01C0000-01CFFFF	0E0000-0E7FFF
SA29	0	0	0	0	1	1	1	0	1	64/32	01D0000-01DFFFF	0E8000-0EFFFF
SA30	0	0	0	0	1	1	1	1	0	64/32	01E0000-01EFFFF	0F0000-0F7FFF
SA31	0	0	0	0	1	1	1	1	1	64/32	01F0000-01FFFFFF	0F8000-0FFFFFF
SA32	0	0	0	1	0	0	0	0	0	64/32	0200000-020FFFF	100000-107FFF
SA33	0	0	0	1	0	0	0	0	1	64/32	0210000-021FFFF	108000-10FFFF
SA34	0	0	0	1	0	0	0	1	0	64/32	0220000-022FFFF	110000-117FFF
SA35	0	0	0	1	0	0	0	1	1	64/32	0230000-023FFFF	118000-11FFFF
SA36	0	0	0	1	0	0	1	0	0	64/32	0240000-024FFFF	120000-127FFF
SA37	0	0	0	1	0	0	1	0	1	64/32	0250000-025FFFF	128000-12FFFF
SA38	0	0	0	1	0	0	1	1	0	64/32	0260000-026FFFF	130000-137FFF
SA39	0	0	0	1	0	0	1	1	1	64/32	0270000-027FFFF	138000-13FFFF
SA40	0	0	0	1	0	1	0	0	0	64/32	0280000-028FFFF	140000-147FFF
SA41	0	0	0	1	0	1	0	0	1	64/32	0290000-029FFFF	148000-14FFFF
SA42	0	0	0	1	0	1	0	1	0	64/32	02A0000-02AFFFF	150000-157FFF
SA43	0	0	0	1	0	1	0	1	1	64/32	02B0000-02BFFFF	158000-15FFFF
SA44	0	0	0	1	0	1	1	0	0	64/32	02C0000-02CFFFF	160000-167FFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	0	0	1	0	1	1	0	1			
SA45	0	0	0	1	0	1	1	0	1	64/32	02D0000-02DFFFF	168000-16FFFF
SA46	0	0	0	1	0	1	1	1	0	64/32	02E0000-02EFFFF	170000-177FFF
SA47	0	0	0	1	0	1	1	1	1	64/32	02F0000-02FFFFFF	178000-17FFFF
SA48	0	0	0	1	1	0	0	0	0	64/32	0300000-030FFFF	180000-187FFF
SA49	0	0	0	1	1	0	0	0	1	64/32	0310000-031FFFF	188000-18FFFF
SA50	0	0	0	1	1	0	0	1	0	64/32	0320000-032FFFF	190000-197FFF
SA51	0	0	0	1	1	0	0	1	1	64/32	0330000-033FFFF	198000-19FFFF
SA52	0	0	0	1	1	0	1	0	0	64/32	0340000-034FFFF	1A0000-1A7FFF
SA53	0	0	0	1	1	0	1	0	1	64/32	0350000-035FFFF	1A8000-1AFFFF
SA54	0	0	0	1	1	0	1	1	0	64/32	0360000-036FFFF	1B0000-1B7FFF
SA55	0	0	0	1	1	0	1	1	1	64/32	0370000-037FFFF	1B8000-1BFFFF
SA56	0	0	0	1	1	1	0	0	0	64/32	0380000-038FFFF	1C0000-1C7FFF
SA57	0	0	0	1	1	1	0	0	1	64/32	0390000-039FFFF	1C8000-1CFFFF
SA58	0	0	0	1	1	1	0	1	0	64/32	03A0000-03AFFFF	1D0000-1D7FFF
SA59	0	0	0	1	1	1	0	1	1	64/32	03B0000-03BFFFF	1D8000-1DFFFF
SA60	0	0	0	1	1	1	1	0	0	64/32	03C0000-03CFFFF	1E0000-1E7FFF
SA61	0	0	0	1	1	1	1	0	1	64/32	03D0000-03DFFFF	1E8000-1EFFFF
SA62	0	0	0	1	1	1	1	1	0	64/32	03E0000-03EFFFF	1F0000-1F7FFF
SA63	0	0	0	1	1	1	1	1	1	64/32	03F0000-03FFFFFF	1F8000-1FFFFF
SA64	0	0	1	0	0	0	0	0	0	64/32	0400000-040FFFF	200000-207FFF
SA65	0	0	1	0	0	0	0	0	1	64/32	0410000-041FFFF	208000-20FFFF
SA66	0	0	1	0	0	0	0	1	0	64/32	0420000-042FFFF	210000-217FFF
SA67	0	0	1	0	0	0	0	1	1	64/32	0430000-043FFFF	218000-21FFFF
SA68	0	0	1	0	0	0	1	0	0	64/32	0440000-044FFFF	220000-227FFF
SA69	0	0	1	0	0	0	1	0	1	64/32	0450000-045FFFF	228000-22FFFF
SA70	0	0	1	0	0	0	1	1	0	64/32	0460000-046FFFF	230000-237FFF
SA71	0	0	1	0	0	0	1	1	1	64/32	0470000-047FFFF	238000-23FFFF
SA72	0	0	1	0	0	1	0	0	0	64/32	0480000-048FFFF	240000-247FFF
SA73	0	0	1	0	0	1	0	0	1	64/32	0490000-049FFFF	248000-24FFFF
SA74	0	0	1	0	0	1	0	1	0	64/32	04A0000-04AFFFF	250000-257FFF
SA75	0	0	1	0	0	1	0	1	1	64/32	04B0000-04BFFFF	258000-25FFFF
SA76	0	0	1	0	0	1	1	0	0	64/32	04C0000-04CFFFF	260000-267FFF
SA77	0	0	1	0	0	1	1	0	1	64/32	04D0000-04DFFFF	268000-26FFFF
SA78	0	0	1	0	0	1	1	1	0	64/32	04E0000-04EFFFF	270000-277FFF
SA79	0	0	1	0	0	1	1	1	1	64/32	04F0000-04FFFFFF	278000-27FFFF
SA80	0	0	1	0	1	0	0	0	0	64/32	0500000-050FFFF	280000-287FFF
SA81	0	0	1	0	1	0	0	0	1	64/32	0510000-051FFFF	288000-28FFFF
SA82	0	0	1	0	1	0	0	1	0	64/32	0520000-052FFFF	290000-297FFF
SA83	0	0	1	0	1	0	0	1	1	64/32	0530000-053FFFF	298000-29FFFF
SA84	0	0	1	0	1	0	1	0	0	64/32	0540000-054FFFF	2A0000-2A7FFF
SA85	0	0	1	0	1	0	1	0	1	64/32	0550000-055FFFF	2A8000-2AFFFF
SA86	0	0	1	0	1	0	1	1	0	64/32	0560000-056FFFF	2B0000-2B7FFF
SA87	0	0	1	0	1	0	1	1	1	64/32	0570000-057FFFF	2B8000-2BFFFF
SA88	0	0	1	0	1	1	0	0	0	64/32	0580000-058FFFF	2C0000-2C7FFF
SA89	0	0	1	0	1	1	0	0	1	64/32	0590000-059FFFF	2C8000-2CFFFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	0	1	0	1	1	0	1	0			
SA90	0	0	1	0	1	1	0	1	0	64/32	05A0000-05AFFFF	2D0000-2D7FFF
SA91	0	0	1	0	1	1	0	1	1	64/32	05B0000-05BFFFF	2D8000-2DFFFF
SA92	0	0	1	0	1	1	1	0	0	64/32	05C0000-05CFFFF	2E0000-2E7FFF
SA93	0	0	1	0	1	1	1	0	1	64/32	05D0000-05DFFFF	2E8000-2EFFFF
SA94	0	0	1	0	1	1	1	1	0	64/32	05E0000-05EFFFF	2F0000-2F7FFF
SA95	0	0	1	0	1	1	1	1	1	64/32	05F0000-05FFFFFF	2F8000-2FFFFFF
SA96	0	0	1	1	0	0	0	0	0	64/32	0600000-060FFFF	300000-307FFF
SA97	0	0	1	1	0	0	0	0	1	64/32	0610000-061FFFF	308000-30FFFF
SA98	0	0	1	1	0	0	0	1	0	64/32	0620000-062FFFF	310000-317FFF
SA99	0	0	1	1	0	0	0	1	1	64/32	0630000-063FFFF	318000-31FFFF
SA100	0	0	1	1	0	0	1	0	0	64/32	0640000-064FFFF	320000-327FFF
SA101	0	0	1	1	0	0	1	0	1	64/32	0650000-065FFFF	328000-32FFFF
SA102	0	0	1	1	0	0	1	1	0	64/32	0660000-066FFFF	330000-337FFF
SA103	0	0	1	1	0	0	1	1	1	64/32	0670000-067FFFF	338000-33FFFF
SA104	0	0	1	1	0	1	0	0	0	64/32	0680000-068FFFF	340000-347FFF
SA105	0	0	1	1	0	1	0	0	1	64/32	0690000-069FFFF	348000-34FFFF
SA106	0	0	1	1	0	1	0	1	0	64/32	06A0000-06AFFFF	350000-357FFF
SA107	0	0	1	1	0	1	0	1	1	64/32	06B0000-06BFFFF	358000-35FFFF
SA108	0	0	1	1	0	1	1	0	0	64/32	06C0000-06CFFFF	360000-367FFF
SA109	0	0	1	1	0	1	1	0	1	64/32	06D0000-06DFFFF	368000-36FFFF
SA110	0	0	1	1	0	1	1	1	0	64/32	06E0000-06EFFFF	370000-377FFF
SA111	0	0	1	1	0	1	1	1	1	64/32	06F0000-06FFFFFF	378000-37FFFF
SA112	0	0	1	1	1	0	0	0	0	64/32	0700000-070FFFF	380000-387FFF
SA113	0	0	1	1	1	0	0	0	1	64/32	0710000-071FFFF	388000-38FFFF
SA114	0	0	1	1	1	0	0	1	0	64/32	0720000-072FFFF	390000-397FFF
SA115	0	0	1	1	1	0	0	1	1	64/32	0730000-073FFFF	398000-39FFFF
SA116	0	0	1	1	1	0	1	0	0	64/32	0740000-074FFFF	3A0000-3A7FFF
SA117	0	0	1	1	1	0	1	0	1	64/32	0750000-075FFFF	3A8000-3AFFFF
SA118	0	0	1	1	1	0	1	1	0	64/32	0760000-076FFFF	3B0000-3B7FFF
SA119	0	0	1	1	1	0	1	1	1	64/32	0770000-077FFFF	3B8000-3BFFFF
SA120	0	0	1	1	1	1	0	0	0	64/32	0780000-078FFFF	3C0000-3C7FFF
SA121	0	0	1	1	1	1	0	0	1	64/32	0790000-079FFFF	3C8000-3CFFFF
SA122	0	0	1	1	1	1	0	1	0	64/32	07A0000-07AFFFF	3D0000-3D7FFF
SA123	0	0	1	1	1	1	0	1	1	64/32	07B0000-07BFFFF	3D8000-3DFFFF
SA124	0	0	1	1	1	1	1	0	0	64/32	07C0000-07CFFFF	3E0000-3E7FFF
SA125	0	0	1	1	1	1	1	0	1	64/32	07D0000-07DFFFF	3E8000-3EFFFF
SA126	0	0	1	1	1	1	1	1	0	64/32	07E0000-07EFFFF	3F0000-3F7FFF
SA127	0	0	1	1	1	1	1	1	1	64/32	07F0000-07FFFFFF	3F8000-3FFFFFF
SA128	0	1	0	0	0	0	0	0	0	64/32	0800000-080FFFF	400000-407FFF
SA129	0	1	0	0	0	0	0	0	1	64/32	0810000-081FFFF	408000-40FFFF
SA130	0	1	0	0	0	0	0	1	0	64/32	0820000-082FFFF	410000-417FFF
SA131	0	1	0	0	0	0	0	1	1	64/32	0830000-083FFFF	418000-41FFFF
SA132	0	1	0	0	0	0	1	0	0	64/32	0840000-084FFFF	420000-427FFF
SA133	0	1	0	0	0	0	1	0	1	64/32	0850000-085FFFF	428000-42FFFF
SA134	0	1	0	0	0	0	1	1	0	64/32	0860000-086FFFF	430000-437FFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	1	0	0	0	0	1	1	1			
SAI35	0	1	0	0	0	0	1	1	1	64/32	0870000-087FFFF	438000-43FFFF
SAI36	0	1	0	0	0	1	0	0	0	64/32	0880000-088FFFF	440000-447FFF
SAI37	0	1	0	0	0	1	0	0	1	64/32	0890000-089FFFF	448000-44FFFF
SAI38	0	1	0	0	0	1	0	1	0	64/32	08A0000-08AFFFF	450000-457FFF
SAI39	0	1	0	0	0	1	0	1	1	64/32	08B0000-08BFFFF	458000-45FFFF
SAI40	0	1	0	0	0	1	1	0	0	64/32	08C0000-08CFFFF	460000-467FFF
SAI41	0	1	0	0	0	1	1	0	1	64/32	08D0000-08DFFFF	468000-46FFFF
SAI42	0	1	0	0	0	1	1	1	0	64/32	08E0000-08EFFFF	470000-477FFF
SAI43	0	1	0	0	0	1	1	1	1	64/32	08F0000-08FFFFF	478000-47FFFF
SAI44	0	1	0	0	1	0	0	0	0	64/32	0900000-090FFFF	480000-487FFF
SAI45	0	1	0	0	1	0	0	0	1	64/32	0910000-091FFFF	488000-48FFFF
SAI46	0	1	0	0	1	0	0	1	0	64/32	0920000-092FFFF	490000-497FFF
SAI47	0	1	0	0	1	0	0	1	1	64/32	0930000-093FFFF	498000-49FFFF
SAI48	0	1	0	0	1	0	1	0	0	64/32	0940000-094FFFF	4A0000-4A7FFF
SAI49	0	1	0	0	1	0	1	0	1	64/32	0950000-095FFFF	4A8000-4AFFFF
SAI50	0	1	0	0	1	0	1	1	0	64/32	0960000-096FFFF	4B0000-4B7FFF
SAI51	0	1	0	0	1	0	1	1	1	64/32	0970000-097FFFF	4B8000-4BFFFF
SAI52	0	1	0	0	1	1	0	0	0	64/32	0980000-098FFFF	4C0000-4C7FFF
SAI53	0	1	0	0	1	1	0	0	1	64/32	0990000-099FFFF	4C8000-4CFFFF
SAI54	0	1	0	0	1	1	0	1	0	64/32	09A0000-09AFFFF	4D0000-4D7FFF
SAI55	0	1	0	0	1	1	0	1	1	64/32	09B0000-09BFFFF	4D8000-4DFFFF
SAI56	0	1	0	0	1	1	1	0	0	64/32	09C0000-09CFFFF	4E0000-4E7FFF
SAI57	0	1	0	0	1	1	1	0	1	64/32	09D0000-09DFFFF	4E8000-4EFFFF
SAI58	0	1	0	0	1	1	1	1	0	64/32	09E0000-09EFFFF	4F0000-4F7FFF
SAI59	0	1	0	0	1	1	1	1	1	64/32	09F0000-09FFFFFF	4F8000-4FFFFFF
SAI60	0	1	0	1	0	0	0	0	0	64/32	0A00000-0A0FFFF	500000-507FFF
SAI61	0	1	0	1	0	0	0	0	1	64/32	0A10000-0A1FFFF	508000-50FFFF
SAI62	0	1	0	1	0	0	0	1	0	64/32	0A20000-0A2FFFF	510000-517FFF
SAI63	0	1	0	1	0	0	0	1	1	64/32	0A30000-0A3FFFF	518000-51FFFF
SAI64	0	1	0	1	0	0	1	0	0	64/32	0A40000-0A4FFFF	520000-527FFF
SAI65	0	1	0	1	0	0	1	0	1	64/32	0A50000-0A5FFFF	528000-52FFFF
SAI66	0	1	0	1	0	0	1	1	0	64/32	0A60000-0A6FFFF	530000-537FFF
SAI67	0	1	0	1	0	0	1	1	1	64/32	0A70000-0A7FFFF	538000-53FFFF
SAI68	0	1	0	1	0	1	0	0	0	64/32	0A80000-0A8FFFF	540000-547FFF
SAI69	0	1	0	1	0	1	0	0	1	64/32	0A90000-0A9FFFF	548000-54FFFF
SAI70	0	1	0	1	0	1	0	1	0	64/32	0AA0000-0AAFFFF	550000-557FFF
SAI71	0	1	0	1	0	1	0	1	1	64/32	0AB0000-0ABFFFF	558000-55FFFF
SAI72	0	1	0	1	0	1	1	0	0	64/32	0AC0000-0ACFFFF	560000-567FFF
SAI73	0	1	0	1	0	1	1	0	1	64/32	0AD0000-0ADFFFF	568000-56FFFF
SAI74	0	1	0	1	0	1	1	1	0	64/32	0AE0000-0AEFFFF	570000-577FFF
SAI75	0	1	0	1	0	1	1	1	1	64/32	0AF0000-0AFFFFFF	578000-57FFFF
SAI76	0	1	0	1	1	0	0	0	0	64/32	0B00000-0B0FFFF	580000-587FFF
SAI77	0	1	0	1	1	0	0	0	1	64/32	0B10000-0B1FFFF	588000-58FFFF
SAI78	0	1	0	1	1	0	0	1	0	64/32	0B20000-0B2FFFF	590000-597FFF
SAI79	0	1	0	1	1	0	0	1	1	64/32	0B30000-0B3FFFF	598000-59FFFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	0	1	0	1	1	0	1	0	0			
SAI80	0	1	0	1	1	0	1	0	0	64/32	0B40000-0B4FFFF	5A0000-5A7FFF
SAI81	0	1	0	1	1	0	1	0	1	64/32	0B50000-0B5FFFF	5A8000-5AFFFF
SAI82	0	1	0	1	1	0	1	1	0	64/32	0B60000-0B6FFFF	5B0000-5B7FFF
SAI83	0	1	0	1	1	0	1	1	1	64/32	0B70000-0B7FFFF	5B8000-5BFFFF
SAI84	0	1	0	1	1	1	0	0	0	64/32	0B80000-0B8FFFF	5C0000-5C7FFF
SAI85	0	1	0	1	1	1	0	0	1	64/32	0B90000-0B9FFFF	5C8000-5CFFFF
SAI86	0	1	0	1	1	1	0	1	0	64/32	0BA0000-0BAFFFF	5D0000-5D7FFF
SAI87	0	1	0	1	1	1	0	1	1	64/32	0BB0000-0BBFFFF	5D8000-5DFFFF
SAI88	0	1	0	1	1	1	1	0	0	64/32	0BC0000-0BCFFFF	5E0000-5E7FFF
SAI89	0	1	0	1	1	1	1	0	1	64/32	0BD0000-0BDFFFF	5E8000-5EFFFF
SAI90	0	1	0	1	1	1	1	1	0	64/32	0BE0000-0BEFFFF	5F0000-5F7FFF
SAI91	0	1	0	1	1	1	1	1	1	64/32	0BF0000-0BFFFFF	5F8000-5FFFFF
SAI92	0	1	1	0	0	0	0	0	0	64/32	0C00000-0C0FFFF	600000-607FFF
SAI93	0	1	1	0	0	0	0	0	1	64/32	0C10000-0C1FFFF	608000-60FFFF
SAI94	0	1	1	0	0	0	0	1	0	64/32	0C20000-0C2FFFF	610000-617FFF
SAI95	0	1	1	0	0	0	0	1	1	64/32	0C30000-0C3FFFF	618000-61FFFF
SAI96	0	1	1	0	0	0	1	0	0	64/32	0C40000-0C4FFFF	620000-627FFF
SAI97	0	1	1	0	0	0	1	0	1	64/32	0C50000-0C5FFFF	628000-62FFFF
SAI98	0	1	1	0	0	0	1	1	0	64/32	0C60000-0C6FFFF	630000-637FFF
SAI99	0	1	1	0	0	0	1	1	1	64/32	0C70000-0C7FFFF	638000-63FFFF
SA200	0	1	1	0	0	1	0	0	0	64/32	0C80000-0C8FFFF	640000-647FFF
SA201	0	1	1	0	0	1	0	0	1	64/32	0C90000-0C9FFFF	648000-64FFFF
SA202	0	1	1	0	0	1	0	1	0	64/32	0CA0000-0CAFFFF	650000-657FFF
SA203	0	1	1	0	0	1	0	1	1	64/32	0CB0000-0CBFFFF	658000-65FFFF
SA204	0	1	1	0	0	1	1	0	0	64/32	0CC0000-0CCFFFF	660000-667FFF
SA205	0	1	1	0	0	1	1	0	1	64/32	0CD0000-0CDFFFF	668000-66FFFF
SA206	0	1	1	0	0	1	1	1	0	64/32	0CE0000-0CEFFFF	670000-677FFF
SA207	0	1	1	0	0	1	1	1	1	64/32	0CF0000-0CFFFFF	678000-67FFFF
SA208	0	1	1	0	1	0	0	0	0	64/32	0D00000-0D0FFFF	680000-687FFF
SA209	0	1	1	0	1	0	0	0	1	64/32	0D10000-0D1FFFF	688000-68FFFF
SA210	0	1	1	0	1	0	0	1	0	64/32	0D20000-0D2FFFF	690000-697FFF
SA211	0	1	1	0	1	0	0	1	1	64/32	0D30000-0D3FFFF	698000-69FFFF
SA212	0	1	1	0	1	0	1	0	0	64/32	0D40000-0D4FFFF	6A0000-6A7FFF
SA213	0	1	1	0	1	0	1	0	1	64/32	0D50000-0D5FFFF	6A8000-6AFFFF
SA214	0	1	1	0	1	0	1	1	0	64/32	0D60000-0D6FFFF	6B0000-6B7FFF
SA215	0	1	1	0	1	0	1	1	1	64/32	0D70000-0D7FFFF	6B8000-6BFFFF
SA216	0	1	1	0	1	1	0	0	0	64/32	0D80000-0D8FFFF	6C0000-6C7FFF
SA217	0	1	1	0	1	1	0	0	1	64/32	0D90000-0D9FFFF	6C8000-6CFFFF
SA218	0	1	1	0	1	1	0	1	0	64/32	0DA0000-0DAFFFF	6D0000-6D7FFF
SA219	0	1	1	0	1	1	0	1	1	64/32	0DB0000-0DBFFFF	6D8000-6DFFFF
SA220	0	1	1	0	1	1	1	0	0	64/32	0DC0000-0DCFFFF	6E0000-6E7FFF
SA221	0	1	1	0	1	1	1	0	1	64/32	0DD0000-0DDFFFF	6E8000-6EFFFF
SA222	0	1	1	0	1	1	1	1	0	64/32	0DE0000-0DEFFFF	6F0000-6F7FFF
SA223	0	1	1	0	1	1	1	1	1	64/32	0DF0000-0DFFFFF	6F8000-6FFFFF
SA224	0	1	1	1	0	0	0	0	0	64/32	0E00000-0E0FFFF	700000-707FFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23–A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA225	0	1	1	1	0	0	0	0	1	64/32	0E10000–0E1FFFF	708000–70FFFF
SA226	0	1	1	1	0	0	0	1	0	64/32	0E20000–0E2FFFF	710000–717FFF
SA227	0	1	1	1	0	0	0	1	1	64/32	0E30000–0E3FFFF	718000–71FFFF
SA228	0	1	1	1	0	0	1	0	0	64/32	0E40000–0E4FFFF	720000–727FFF
SA229	0	1	1	1	0	0	1	0	1	64/32	0E50000–0E5FFFF	728000–72FFFF
SA230	0	1	1	1	0	0	1	1	0	64/32	0E60000–0E6FFFF	730000–737FFF
SA231	0	1	1	1	0	0	1	1	1	64/32	0E70000–0E7FFFF	738000–73FFFF
SA232	0	1	1	1	0	1	0	0	0	64/32	0E80000–0E8FFFF	740000–747FFF
SA233	0	1	1	1	0	1	0	0	1	64/32	0E90000–0E9FFFF	748000–74FFFF
SA234	0	1	1	1	0	1	0	1	0	64/32	0EA0000–0EAFFFF	750000–757FFF
SA235	0	1	1	1	0	1	0	1	1	64/32	0EB0000–0EBFFFF	758000–75FFFF
SA236	0	1	1	1	0	1	1	0	0	64/32	0EC0000–0ECFFFF	760000–767FFF
SA237	0	1	1	1	0	1	1	0	1	64/32	0ED0000–0EDFFFF	768000–76FFFF
SA238	0	1	1	1	0	1	1	1	0	64/32	0EE0000–0EEFFFF	770000–777FFF
SA239	0	1	1	1	0	1	1	1	1	64/32	0EF0000–0EFFFFF	778000–77FFFF
SA240	0	1	1	1	1	0	0	0	0	64/32	0F00000–0F0FFFF	780000–787FFF
SA241	0	1	1	1	1	0	0	0	1	64/32	0F10000–0F1FFFF	788000–78FFFF
SA242	0	1	1	1	1	0	0	1	0	64/32	0F20000–0F2FFFF	790000–797FFF
SA243	0	1	1	1	1	0	0	1	1	64/32	0F30000–0F3FFFF	798000–79FFFF
SA244	0	1	1	1	1	0	1	0	0	64/32	0F40000–0F4FFFF	7A0000–7A7FFF
SA245	0	1	1	1	1	0	1	0	1	64/32	0F50000–0F5FFFF	7A8000–7AFFFF
SA246	0	1	1	1	1	0	1	1	0	64/32	0F60000–0F6FFFF	7B0000–7B7FFF
SA247	0	1	1	1	1	0	1	1	1	64/32	0F70000–0F7FFFF	7B8000–7BFFFF
SA248	0	1	1	1	1	1	0	0	0	64/32	0F80000–0F8FFFF	7C0000–7C7FFF
SA249	0	1	1	1	1	1	0	0	1	64/32	0F90000–0F9FFFF	7C8000–7CFFFF
SA250	0	1	1	1	1	1	0	1	0	64/32	0FA0000–0FAFFFF	7D0000–7D7FFF
SA251	0	1	1	1	1	1	0	1	1	64/32	0FB0000–0FBFFFF	7D8000–7DFFFF
SA252	0	1	1	1	1	1	1	0	0	64/32	0FC0000–0FCFFFF	7E0000–7E7FFF
SA253	0	1	1	1	1	1	1	0	1	64/32	0FD0000–0FDFFFF	7E8000–7EFFFF
SA254	0	1	1	1	1	1	1	1	0	64/32	0FE0000–0FEFFFF	7F0000–7F7FFF
SA255	0	1	1	1	1	1	1	1	1	64/32	0FF0000–0FFFFFF	7F8000–7FFFFF
SA256	1	0	0	0	0	0	0	0	0	64/32	1000000–100FFFF	800000–807FFF
SA257	1	0	0	0	0	0	0	0	1	64/32	1010000–101FFFF	808000–80FFFF
SA258	1	0	0	0	0	0	0	1	0	64/32	1020000–102FFFF	810000–817FFF
SA259	1	0	0	0	0	0	0	1	1	64/32	1030000–103FFFF	818000–81FFFF
SA260	1	0	0	0	0	0	1	0	0	64/32	1040000–104FFFF	820000–827FFF
SA261	1	0	0	0	0	0	1	0	1	64/32	1050000–105FFFF	828000–82FFFF
SA262	1	0	0	0	0	0	1	1	0	64/32	1060000–106FFFF	830000–837FFF
SA263	1	0	0	0	0	0	1	1	1	64/32	1070000–107FFFF	838000–83FFFF
SA264	1	0	0	0	0	1	0	0	0	64/32	1080000–108FFFF	840000–847FFF
SA265	1	0	0	0	0	1	0	0	1	64/32	1090000–109FFFF	848000–84FFFF
SA266	1	0	0	0	0	1	0	1	0	64/32	10A0000–10AFFFF	850000–857FFF
SA267	1	0	0	0	0	1	0	1	1	64/32	10B0000–10BFFFF	858000–85FFFF
SA268	1	0	0	0	0	1	1	0	0	64/32	10C0000–10CFFFF	860000–867FFF
SA269	1	0	0	0	0	1	1	0	1	64/32	10D0000–10DFFFF	868000–86FFFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23–A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA270	1	0	0	0	0	1	1	1	0	64/32	10E0000–10EFFFF	870000–877FFF
SA271	1	0	0	0	0	1	1	1	1	64/32	10F0000–10FFFFFF	878000–87FFFF
SA272	1	0	0	0	1	0	0	0	0	64/32	1100000–110FFFF	880000–887FFF
SA273	1	0	0	0	1	0	0	0	1	64/32	1110000–111FFFF	888000–88FFFF
SA274	1	0	0	0	1	0	0	1	0	64/32	1120000–112FFFF	890000–897FFF
SA275	1	0	0	0	1	0	0	1	1	64/32	1130000–113FFFF	898000–89FFFF
SA276	1	0	0	0	1	0	1	0	0	64/32	1140000–114FFFF	8A0000–8A7FFF
SA277	1	0	0	0	1	0	1	0	1	64/32	1150000–115FFFF	8A8000–8AFFFF
SA278	1	0	0	0	1	0	1	1	0	64/32	1160000–116FFFF	8B0000–8B7FFF
SA279	1	0	0	0	1	0	1	1	1	64/32	1170000–117FFFF	8B8000–8BFFFF
SA280	1	0	0	0	1	1	0	0	0	64/32	1180000–118FFFF	8C0000–8C7FFF
SA281	1	0	0	0	1	1	0	0	1	64/32	1190000–119FFFF	8C8000–8CFFFF
SA282	1	0	0	0	1	1	0	1	0	64/32	11A0000–11AFFFF	8D0000–8D7FFF
SA283	1	0	0	0	1	1	0	1	1	64/32	11B0000–11BFFFF	8D8000–8DFFFF
SA284	1	0	0	0	1	1	1	0	0	64/32	11C0000–11CFFFF	8E0000–8E7FFF
SA285	1	0	0	0	1	1	1	0	1	64/32	11D0000–11DFFFF	8E8000–8EFFFF
SA286	1	0	0	0	1	1	1	1	0	64/32	11E0000–11EFFFF	8F0000–8F7FFF
SA287	1	0	0	0	1	1	1	1	1	64/32	11F0000–11FFFFFF	8F8000–8FFFFF
SA288	1	0	0	1	0	0	0	0	0	64/32	1200000–120FFFF	900000–907FFF
SA289	1	0	0	1	0	0	0	0	1	64/32	1210000–121FFFF	908000–90FFFF
SA290	1	0	0	1	0	0	0	1	0	64/32	1220000–122FFFF	910000–917FFF
SA291	1	0	0	1	0	0	0	1	1	64/32	1230000–123FFFF	918000–91FFFF
SA292	1	0	0	1	0	0	1	0	0	64/32	1240000–124FFFF	920000–927FFF
SA293	1	0	0	1	0	0	1	0	1	64/32	1250000–125FFFF	928000–92FFFF
SA294	1	0	0	1	0	0	1	1	0	64/32	1260000–126FFFF	930000–937FFF
SA295	1	0	0	1	0	0	1	1	1	64/32	1270000–127FFFF	938000–93FFFF
SA296	1	0	0	1	0	1	0	0	0	64/32	1280000–128FFFF	940000–947FFF
SA297	1	0	0	1	0	1	0	0	1	64/32	1290000–129FFFF	948000–94FFFF
SA298	1	0	0	1	0	1	0	1	0	64/32	12A0000–12AFFFF	950000–957FFF
SA299	1	0	0	1	0	1	0	1	1	64/32	12B0000–12BFFFF	958000–95FFFF
SA300	1	0	0	1	0	1	1	0	0	64/32	12C0000–12CFFFF	960000–967FFF
SA301	1	0	0	1	0	1	1	0	1	64/32	12D0000–12DFFFF	968000–96FFFF
SA302	1	0	0	1	0	1	1	1	0	64/32	12E0000–12EFFFF	970000–977FFF
SA303	1	0	0	1	0	1	1	1	1	64/32	12F0000–12FFFFFF	978000–97FFFF
SA304	1	0	0	1	1	0	0	0	0	64/32	1300000–130FFFF	980000–987FFF
SA305	1	0	0	1	1	0	0	0	1	64/32	1310000–131FFFF	988000–98FFFF
SA306	1	0	0	1	1	0	0	1	0	64/32	1320000–132FFFF	990000–997FFF
SA307	1	0	0	1	1	0	0	1	1	64/32	1330000–133FFFF	998000–99FFFF
SA308	1	0	0	1	1	0	1	0	0	64/32	1340000–134FFFF	9A0000–9A7FFF
SA309	1	0	0	1	1	0	1	0	1	64/32	1350000–135FFFF	9A8000–9AFFFF
SA310	1	0	0	1	1	0	1	1	0	64/32	1360000–136FFFF	9B0000–9B7FFF
SA311	1	0	0	1	1	0	1	1	1	64/32	1370000–137FFFF	9B8000–9BFFFF
SA312	1	0	0	1	1	1	0	0	0	64/32	1380000–138FFFF	9C0000–9C7FFF
SA313	1	0	0	1	1	1	0	0	1	64/32	1390000–139FFFF	9C8000–9CFFFF
SA314	1	0	0	1	1	1	0	1	0	64/32	13A0000–13AFFFF	9D0000–9D7FFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23–A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA315	1	0	0	1	1	1	0	1	1	64/32	13B0000–13BFFFF	9D8000–9DFFFF
SA316	1	0	0	1	1	1	1	0	0	64/32	13C0000–13CFFFF	9E0000–9E7FFF
SA317	1	0	0	1	1	1	1	0	1	64/32	13D0000–13DFFFF	9E8000–9EFFFF
SA318	1	0	0	1	1	1	1	1	0	64/32	13E0000–13EFFFF	9F0000–9F7FFF
SA319	1	0	0	1	1	1	1	1	1	64/32	13F0000–13FFFFFF	9F8000–9FFFFFF
SA320	1	0	1	0	0	0	0	0	0	64/32	1400000–140FFFF	A00000–A07FFF
SA321	1	0	1	0	0	0	0	0	1	64/32	1410000–141FFFF	A08000–A0FFFF
SA322	1	0	1	0	0	0	0	1	0	64/32	1420000–142FFFF	A10000–A17FFF
SA323	1	0	1	0	0	0	0	1	1	64/32	1430000–143FFFF	A18000–A1FFFF
SA324	1	0	1	0	0	0	1	0	0	64/32	1440000–144FFFF	A20000–A27FFF
SA325	1	0	1	0	0	0	1	0	1	64/32	1450000–145FFFF	A28000–A2FFFF
SA326	1	0	1	0	0	0	1	1	0	64/32	1460000–146FFFF	A30000–A37FFF
SA327	1	0	1	0	0	0	1	1	1	64/32	1470000–147FFFF	A38000–A3FFFF
SA328	1	0	1	0	0	1	0	0	0	64/32	1480000–148FFFF	A40000–A47FFF
SA329	1	0	1	0	0	1	0	0	1	64/32	1490000–149FFFF	A48000–A4FFFF
SA330	1	0	1	0	0	1	0	1	0	64/32	14A0000–14AFFFF	A50000–A57FFF
SA331	1	0	1	0	0	1	0	1	1	64/32	14B0000–14BFFFF	A58000–A5FFFF
SA332	1	0	1	0	0	1	1	0	0	64/32	14C0000–14CFFFF	A60000–A67FFF
SA333	1	0	1	0	0	1	1	0	1	64/32	14D0000–14DFFFF	A68000–A6FFFF
SA334	1	0	1	0	0	1	1	1	0	64/32	14E0000–14EFFFF	A70000–A77FFF
SA335	1	0	1	0	0	1	1	1	1	64/32	14F0000–14FFFFFF	A78000–A7FFFF
SA336	1	0	1	0	1	0	0	0	0	64/32	1500000–150FFFF	A80000–A87FFF
SA337	1	0	1	0	1	0	0	0	1	64/32	1510000–151FFFF	A88000–A8FFFF
SA338	1	0	1	0	1	0	0	1	0	64/32	1520000–152FFFF	A90000–A97FFF
SA339	1	0	1	0	1	0	0	1	1	64/32	1530000–153FFFF	A98000–A9FFFF
SA340	1	0	1	0	1	0	1	0	0	64/32	1540000–154FFFF	AA0000–AA7FFF
SA341	1	0	1	0	1	0	1	0	1	64/32	1550000–155FFFF	AA8000–AAFFFF
SA342	1	0	1	0	1	0	1	1	0	64/32	1560000–156FFFF	AB0000–AB7FFF
SA343	1	0	1	0	1	0	1	1	1	64/32	1570000–157FFFF	AB8000–ABFFFF
SA344	1	0	1	0	1	1	0	0	0	64/32	1580000–158FFFF	AC0000–AC7FFF
SA345	1	0	1	0	1	1	0	0	1	64/32	1590000–159FFFF	AC8000–ACFFFF
SA346	1	0	1	0	1	1	0	1	0	64/32	15A0000–15AFFFF	AD0000–AD7FFF
SA347	1	0	1	0	1	1	0	1	1	64/32	15B0000–15BFFFF	AD8000–ADFFFF
SA348	1	0	1	0	1	1	1	0	0	64/32	15C0000–15CFFFF	AE0000–AE7FFF
SA349	1	0	1	0	1	1	1	0	1	64/32	15D0000–15DFFFF	AE8000–AEFFFF
SA350	1	0	1	0	1	1	1	1	0	64/32	15E0000–15EFFFF	AF0000–AF7FFF
SA351	1	0	1	0	1	1	1	1	1	64/32	15F0000–15FFFFFF	AF8000–AFFFFFF
SA352	1	0	1	1	0	0	0	0	0	64/32	1600000–160FFFF	B00000–B07FFF
SA353	1	0	1	1	0	0	0	0	1	64/32	1610000–161FFFF	B08000–B0FFFF
SA354	1	0	1	1	0	0	0	1	0	64/32	1620000–162FFFF	B10000–B17FFF
SA355	1	0	1	1	0	0	0	1	1	64/32	1630000–163FFFF	B18000–B1FFFF
SA356	1	0	1	1	0	0	1	0	0	64/32	1640000–164FFFF	B20000–B27FFF
SA357	1	0	1	1	0	0	1	0	1	64/32	1650000–165FFFF	B28000–B2FFFF
SA358	1	0	1	1	0	0	1	1	0	64/32	1660000–166FFFF	B30000–B37FFF
SA359	1	0	1	1	0	0	1	1	1	64/32	1670000–167FFFF	B38000–B3FFFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23-A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA360	1	0	1	1	0	1	0	0	0	64/32	1680000-168FFFF	B40000-B47FFF
SA361	1	0	1	1	0	1	0	0	1	64/32	1690000-169FFFF	B48000-B4FFFF
SA362	1	0	1	1	0	1	0	1	0	64/32	16A0000-16AFFFF	B50000-B57FFF
SA363	1	0	1	1	0	1	0	1	1	64/32	16B0000-16BFFFF	B58000-B5FFFF
SA364	1	0	1	1	0	1	1	0	0	64/32	16C0000-16CFFFF	B60000-B67FFF
SA365	1	0	1	1	0	1	1	0	1	64/32	16D0000-16DFFFF	B68000-B6FFFF
SA366	1	0	1	1	0	1	1	1	0	64/32	16E0000-16EFFFF	B70000-B77FFF
SA367	1	0	1	1	0	1	1	1	1	64/32	16F0000-16FFFFFF	B78000-B7FFFF
SA368	1	0	1	1	1	0	0	0	0	64/32	1700000-170FFFF	B80000-B87FFF
SA369	1	0	1	1	1	0	0	0	1	64/32	1710000-171FFFF	B88000-B8FFFF
SA370	1	0	1	1	1	0	0	1	0	64/32	1720000-172FFFF	B90000-B97FFF
SA371	1	0	1	1	1	0	0	1	1	64/32	1730000-173FFFF	B98000-B9FFFF
SA372	1	0	1	1	1	0	1	0	0	64/32	1740000-174FFFF	BA0000-BA7FFF
SA373	1	0	1	1	1	0	1	0	1	64/32	1750000-175FFFF	BA8000-BAFFFF
SA374	1	0	1	1	1	0	1	1	0	64/32	1760000-176FFFF	BB0000-BB7FFF
SA375	1	0	1	1	1	0	1	1	1	64/32	1770000-177FFFF	BB8000-BBFFFF
SA376	1	0	1	1	1	1	0	0	0	64/32	1780000-178FFFF	BC0000-BC7FFF
SA377	1	0	1	1	1	1	0	0	1	64/32	1790000-179FFFF	BC8000-BCFFFF
SA378	1	0	1	1	1	1	0	1	0	64/32	17A0000-17AFFFF	BD0000-BD7FFF
SA379	1	0	1	1	1	1	0	1	1	64/32	17B0000-17BFFFF	BD8000-BDFFFF
SA380	1	0	1	1	1	1	1	0	0	64/32	17C0000-17CFFFF	BE0000-BE7FFF
SA381	1	0	1	1	1	1	1	0	1	64/32	17D0000-17DFFFF	BE8000-BEFFFF
SA382	1	0	1	1	1	1	1	1	0	64/32	17E0000-17EFFFF	BF0000-BF7FFF
SA383	1	0	1	1	1	1	1	1	1	64/32	17F0000-17FFFFFF	BF8000-BFFFFF
SA384	1	1	0	0	0	0	0	0	0	64/32	1800000-180FFFF	C00000-C07FFF
SA385	1	1	0	0	0	0	0	0	1	64/32	1810000-181FFFF	C08000-C0FFFF
SA386	1	1	0	0	0	0	0	1	0	64/32	1820000-182FFFF	C10000-C17FFF
SA387	1	1	0	0	0	0	0	1	1	64/32	1830000-183FFFF	C18000-C1FFFF
SA388	1	1	0	0	0	0	1	0	0	64/32	1840000-184FFFF	C20000-C27FFF
SA389	1	1	0	0	0	0	1	0	1	64/32	1850000-185FFFF	C28000-C2FFFF
SA390	1	1	0	0	0	0	1	1	0	64/32	1860000-186FFFF	C30000-C37FFF
SA391	1	1	0	0	0	0	1	1	1	64/32	1870000-187FFFF	C38000-C3FFFF
SA392	1	1	0	0	0	1	0	0	0	64/32	1880000-188FFFF	C40000-C47FFF
SA393	1	1	0	0	0	1	0	0	1	64/32	1890000-189FFFF	C48000-C4FFFF
SA394	1	1	0	0	0	1	0	1	0	64/32	18A0000-18AFFFF	C50000-C57FFF
SA395	1	1	0	0	0	1	0	1	1	64/32	18B0000-18BFFFF	C58000-C5FFFF
SA396	1	1	0	0	0	1	1	0	0	64/32	18C0000-18CFFFF	C60000-C67FFF
SA397	1	1	0	0	0	1	1	0	1	64/32	18D0000-18DFFFF	C68000-C6FFFF
SA398	1	1	0	0	0	1	1	1	0	64/32	18E0000-18EFFFF	C70000-C77FFF
SA399	1	1	0	0	0	1	1	1	1	64/32	18F0000-18FFFFFF	C78000-C7FFFF
SA400	1	1	0	0	1	0	0	0	0	64/32	1900000-190FFFF	C80000-C87FFF
SA401	1	1	0	0	1	0	0	0	1	64/32	1910000-191FFFF	C88000-C8FFFF
SA402	1	1	0	0	1	0	0	1	0	64/32	1920000-192FFFF	C90000-C97FFF
SA403	1	1	0	0	1	0	0	1	1	64/32	1930000-193FFFF	C98000-C9FFFF
SA404	1	1	0	0	1	0	1	0	0	64/32	1940000-194FFFF	CA0000-CA7FFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23–A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA405	1	1	0	0	1	0	1	0	1	64/32	I950000–I95FFFF	CA8000–CAFFFF
SA406	1	1	0	0	1	0	1	1	0	64/32	I960000–I96FFFF	CB0000–CB7FFF
SA407	1	1	0	0	1	0	1	1	1	64/32	I970000–I97FFFF	CB8000–CBFFFF
SA408	1	1	0	0	1	1	0	0	0	64/32	I980000–I98FFFF	CC0000–CC7FFF
SA409	1	1	0	0	1	1	0	0	1	64/32	I990000–I99FFFF	CC8000–CCFFFF
SA410	1	1	0	0	1	1	0	1	0	64/32	I9A0000–I9AFFFF	CD0000–CD7FFF
SA411	1	1	0	0	1	1	0	1	1	64/32	I9B0000–I9BFFFF	CD8000–CDFFFF
SA412	1	1	0	0	1	1	1	0	0	64/32	I9C0000–I9CFFFF	CE0000–CE7FFF
SA413	1	1	0	0	1	1	1	0	1	64/32	I9D0000–I9DFFFF	CE8000–CEFFFF
SA414	1	1	0	0	1	1	1	1	0	64/32	I9E0000–I9EFFFF	CF0000–CF7FFF
SA415	1	1	0	0	1	1	1	1	1	64/32	I9F0000–I9FFFFFF	CF8000–CFFFFFF
SA416	1	1	0	1	0	0	0	0	0	64/32	IA00000–IA0FFFF	D00000–D07FFF
SA417	1	1	0	1	0	0	0	0	1	64/32	IA10000–IA1FFFF	D08000–D0FFFF
SA418	1	1	0	1	0	0	0	1	0	64/32	IA20000–IA2FFFF	D10000–D17FFF
SA419	1	1	0	1	0	0	0	1	1	64/32	IA30000–IA3FFFF	D18000–D1FFFF
SA420	1	1	0	1	0	0	1	0	0	64/32	IA40000–IA4FFFF	D20000–D27FFF
SA421	1	1	0	1	0	0	1	0	1	64/32	IA50000–IA5FFFF	D28000–D2FFFF
SA422	1	1	0	1	0	0	1	1	0	64/32	IA60000–IA6FFFF	D30000–D37FFF
SA423	1	1	0	1	0	0	1	1	1	64/32	IA70000–IA7FFFF	D38000–D3FFFF
SA424	1	1	0	1	0	1	0	0	0	64/32	IA80000–IA8FFFF	D40000–D47FFF
SA425	1	1	0	1	0	1	0	0	1	64/32	IA90000–IA9FFFF	D48000–D4FFFF
SA426	1	1	0	1	0	1	0	1	0	64/32	IAA0000–IAAFFFF	D50000–D57FFF
SA427	1	1	0	1	0	1	0	1	1	64/32	IAB0000–IABFFFF	D58000–D5FFFF
SA428	1	1	0	1	0	1	1	0	0	64/32	IAC0000–IACFFFF	D60000–D67FFF
SA429	1	1	0	1	0	1	1	0	1	64/32	IAD0000–IADFFFF	D68000–D6FFFF
SA430	1	1	0	1	0	1	1	1	0	64/32	IAE0000–IAEFFFF	D70000–D77FFF
SA431	1	1	0	1	0	1	1	1	1	64/32	IAF0000–IAFFFFFF	D78000–D7FFFF
SA432	1	1	0	1	1	0	0	0	0	64/32	IB00000–IB0FFFF	D80000–D87FFF
SA433	1	1	0	1	1	0	0	0	1	64/32	IB10000–IB1FFFF	D88000–D8FFFF
SA434	1	1	0	1	1	0	0	1	0	64/32	IB20000–IB2FFFF	D90000–D97FFF
SA435	1	1	0	1	1	0	0	1	1	64/32	IB30000–IB3FFFF	D98000–D9FFFF
SA436	1	1	0	1	1	0	1	0	0	64/32	IB40000–IB4FFFF	DA0000–DA7FFF
SA437	1	1	0	1	1	0	1	0	1	64/32	IB50000–IB5FFFF	DA8000–DAFFFF
SA438	1	1	0	1	1	0	1	1	0	64/32	IB60000–IB6FFFF	DB0000–DB7FFF
SA439	1	1	0	1	1	0	1	1	1	64/32	IB70000–IB7FFFF	DB8000–DBFFFF
SA440	1	1	0	1	1	1	0	0	0	64/32	IB80000–IB8FFFF	DC0000–DC7FFF
SA441	1	1	0	1	1	1	0	0	1	64/32	IB90000–IB9FFFF	DC8000–DCFFFF
SA442	1	1	0	1	1	1	0	1	0	64/32	IBA0000–IBAFFFF	DD0000–DD7FFF
SA443	1	1	0	1	1	1	0	1	1	64/32	IBB0000–IBBFFFF	DD8000–DDFFFF
SA444	1	1	0	1	1	1	1	0	0	64/32	IBC0000–IBCFFFF	DE0000–DE7FFF
SA445	1	1	0	1	1	1	1	0	1	64/32	IBD0000–IBDFFFF	DE8000–DEFFFF
SA446	1	1	0	1	1	1	1	1	0	64/32	IBE0000–IBEFFFF	DF0000–DF7FFF
SA447	1	1	0	1	1	1	1	1	1	64/32	IBF0000–IBFFFFFF	DF8000–DFFFFFF
SA448	1	1	1	0	0	0	0	0	0	64/32	IC00000–IC0FFFF	E00000–E07FFF
SA449	1	1	1	0	0	0	0	0	1	64/32	IC10000–IC1FFFF	E08000–E0FFFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23–A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
SA450	1	1	1	0	0	0	0	1	0	64/32	IC20000–IC2FFFF	E10000–E17FFF
SA451	1	1	1	0	0	0	0	1	1	64/32	IC30000–IC3FFFF	E18000–E1FFFF
SA452	1	1	1	0	0	0	1	0	0	64/32	IC40000–IC4FFFF	E20000–E27FFF
SA453	1	1	1	0	0	0	1	0	1	64/32	IC50000–IC5FFFF	E28000–E2FFFF
SA454	1	1	1	0	0	0	1	1	0	64/32	IC60000–IC6FFFF	E30000–E37FFF
SA455	1	1	1	0	0	0	1	1	1	64/32	IC70000–IC7FFFF	E38000–E3FFFF
SA456	1	1	1	0	0	1	0	0	0	64/32	IC80000–IC8FFFF	E40000–E47FFF
SA457	1	1	1	0	0	1	0	0	1	64/32	IC90000–IC9FFFF	E48000–E4FFFF
SA458	1	1	1	0	0	1	0	1	0	64/32	ICA0000–ICAFFFF	E50000–E57FFF
SA459	1	1	1	0	0	1	0	1	1	64/32	ICB0000–ICBFFFF	E58000–E5FFFF
SA460	1	1	1	0	0	1	1	0	0	64/32	ICC0000–ICCFFFF	E60000–E67FFF
SA461	1	1	1	0	0	1	1	0	1	64/32	ICD0000–ICDFFFF	E68000–E6FFFF
SA462	1	1	1	0	0	1	1	1	0	64/32	ICE0000–ICEFFFF	E70000–E77FFF
SA463	1	1	1	0	0	1	1	1	1	64/32	ICF0000–ICFFFFF	E78000–E7FFFF
SA464	1	1	1	0	1	0	0	0	0	64/32	ID00000–ID0FFFF	E80000–E87FFF
SA465	1	1	1	0	1	0	0	0	1	64/32	ID10000–ID1FFFF	E88000–E8FFFF
SA466	1	1	1	0	1	0	0	1	0	64/32	ID20000–ID2FFFF	E90000–E97FFF
SA467	1	1	1	0	1	0	0	1	1	64/32	ID30000–ID3FFFF	E98000–E9FFFF
SA468	1	1	1	0	1	0	1	0	0	64/32	ID40000–ID4FFFF	EA0000–EA7FFF
SA469	1	1	1	0	1	0	1	0	1	64/32	ID50000–ID5FFFF	EA8000–EAFFFF
SA470	1	1	1	0	1	0	1	1	0	64/32	ID60000–ID6FFFF	EB0000–EB7FFF
SA471	1	1	1	0	1	0	1	1	1	64/32	ID70000–ID7FFFF	EB8000–EBFFFF
SA472	1	1	1	0	1	1	0	0	0	64/32	ID80000–ID8FFFF	EC0000–EC7FFF
SA473	1	1	1	0	1	1	0	0	1	64/32	ID90000–ID9FFFF	EC8000–ECFFFF
SA474	1	1	1	0	1	1	0	1	0	64/32	IDA0000–IDAFFFF	ED0000–ED7FFF
SA475	1	1	1	0	1	1	0	1	1	64/32	IDB0000–IDBFFFF	ED8000–EDFFFF
SA476	1	1	1	0	1	1	1	0	0	64/32	IDC0000–IDCFFFF	EE0000–EE7FFF
SA477	1	1	1	0	1	1	1	0	1	64/32	IDD0000–IDDFFFF	EE8000–EEFFFF
SA478	1	1	1	0	1	1	1	1	0	64/32	IDE0000–IDEFFFF	EF0000–EF7FFF
SA479	1	1	1	0	1	1	1	1	1	64/32	IDF0000–IDFFFFF	EF8000–EFFFFF
SA480	1	1	1	1	0	0	0	0	0	64/32	IE00000–IE0FFFF	F00000–F07FFF
SA481	1	1	1	1	0	0	0	0	1	64/32	IE10000–IE1FFFF	F08000–F0FFFF
SA482	1	1	1	1	0	0	0	1	0	64/32	IE20000–IE2FFFF	F10000–F17FFF
SA483	1	1	1	1	0	0	0	1	1	64/32	IE30000–IE3FFFF	F18000–F1FFFF
SA484	1	1	1	1	0	0	1	0	0	64/32	IE40000–IE4FFFF	F20000–F27FFF
SA485	1	1	1	1	0	0	1	0	1	64/32	IE50000–IE5FFFF	F28000–F2FFFF
SA486	1	1	1	1	0	0	1	1	0	64/32	IE60000–IE6FFFF	F30000–F37FFF
SA487	1	1	1	1	0	0	1	1	1	64/32	IE70000–IE7FFFF	F38000–F3FFFF
SA488	1	1	1	1	0	1	0	0	0	64/32	IE80000–IE8FFFF	F40000–F47FFF
SA489	1	1	1	1	0	1	0	0	1	64/32	IE90000–IE9FFFF	F48000–F4FFFF
SA490	1	1	1	1	0	1	0	1	0	64/32	IEA0000–IEAFFFF	F50000–F57FFF
SA491	1	1	1	1	0	1	0	1	1	64/32	IEB0000–IEBFFFF	F58000–F5FFFF
SA492	1	1	1	1	0	1	1	0	0	64/32	IEC0000–IECFFFF	F60000–F67FFF
SA493	1	1	1	1	0	1	1	0	1	64/32	IED0000–IEDFFFF	F68000–F6FFFF
SA494	1	1	1	1	0	1	1	1	0	64/32	IEE0000–IEEFFFF	F70000–F77FFF

Table I3. S29GL256M Sector Address Table (Continued)

Sector	A23–A15									Sector Size (Kbytes/Kwords)	8-bit Address Range (in hexadecimal)	16-bit Address Range (in hexadecimal)
	I	I	I	I	0	I	I	I	I			
SA495	I	I	I	I	0	I	I	I	I	64/32	IEF0000–IEFFFFFF	F78000–F7FFFF
SA496	I	I	I	I	I	0	0	0	0	64/32	IF00000–IF0FFFF	F80000–F87FFF
SA497	I	I	I	I	I	0	0	0	I	64/32	IF10000–IF1FFFF	F88000–F8FFFF
SA498	I	I	I	I	I	0	0	I	0	64/32	IF20000–IF2FFFF	F90000–F97FFF
SA499	I	I	I	I	I	0	0	I	I	64/32	IF30000–IF3FFFF	F98000–F9FFFF
SA500	I	I	I	I	I	0	I	0	0	64/32	IF40000–IF4FFFF	FA0000–FA7FFF
SA501	I	I	I	I	I	0	I	0	I	64/32	IF50000–IF5FFFF	FA8000–FAFFFF
SA502	I	I	I	I	I	0	I	I	0	64/32	IF60000–IF6FFFF	FB0000–FB7FFF
SA503	I	I	I	I	I	0	I	I	I	64/32	IF70000–IF7FFFF	FB8000–FBFFFF
SA504	I	I	I	I	I	I	0	0	0	64/32	IF80000–IF8FFFF	FC0000–FC7FFF
SA505	I	I	I	I	I	I	0	0	I	64/32	IF90000–IF9FFFF	FC8000–FCFFFF
SA506	I	I	I	I	I	I	0	I	0	64/32	IFA0000–IFAFFFF	FD0000–FD7FFF
SA507	I	I	I	I	I	I	0	I	I	64/32	IFB0000–IFBFFFF	FD8000–FDFFFF
SA508	I	I	I	I	I	I	I	0	0	64/32	IFC0000–IFCFFFF	FE0000–FE7FFF
SA509	I	I	I	I	I	I	I	0	I	64/32	IFD0000–IFDFFFF	FE8000–FEFFFF
SA510	I	I	I	I	I	I	I	I	0	64/32	IFE0000–IFEFFFF	FF0000–FF7FFF
SA511	I	I	I	I	I	I	I	I	I	64/32	IFF0000–IFFFFFF	FF8000–FFFFFF

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector group protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires VID on address pin A9. Address pins A6, A3, A2, A1, and A0 must be as shown in Tables 14-. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 2). Tables 14- shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 31 and Table 32. This method does not require V_{ID} . Refer to the Autoselect Command Sequence section for more information.

Table I4. Autoselect Codes, (High Voltage Method)

Description	CE#	OE#	WE#	A22 to A15	A14 to A10	A9	A8 to A7	A6	A5 to A4	A3 to A2	A1	A0	DQ8 to DQ15		DQ7 to DQ0																			
													BYTE# = V _{IH}	BYTE# = V _{IL}	Model Number																			
															R0	RI, R2	R3, R4	R5, R6, R7																
ManufacturerID: FASL	L	L	H	X	X	V _{ID}	X	L	X	L	L	L	00	X	01h	01h	01h	01h																
S29GL256	Cycle 1												L	L	H	22	X		7Eh															
	Cycle 2												L	L	H	X	X	V _{ID}	X	L	X	H	H	L	22	X		12h						
	Cycle 3												H	H	H	22	X		01h															
S29GL28N	Cycle 1												L	L	H	22	X		7Eh		7Eh													
	Cycle 2												L	L	H	X	X	V _{ID}	X	L	X	H	H	L	22	X		12h		22h				
	Cycle 3												H	H	H	22	X		00h		01h													
S29GL044N	Cycle 1												L	L	H	22	X		7Eh		7Eh		7Eh		7Eh									
	Cycle 2												L	L	H	X	X	V _{ID}	X	L	X	H	H	L	22	X		13h		0Ch		10h		13h
	Cycle 3												H	H	H	22	X		00h		01h			00h (R4 bottom boot) 01h (R3 top boot)		01h								
S29GL032N	Cycle 1												L	L	H	22	X		7Eh		7Eh		7Eh											
	Cycle 2												L	L	H	X	X	V _{ID}	X	L	X	H	H	L	22	X		1Ch		1Dh		23h		
	Cycle 3												H	H	H	22	X		00h		00h			00h (R4 bottom boot) 01h (R3 top boot)										
Sector Group Protection Verification	L	L	H	SA	X	V _{ID}	X	L	X	L	H	L	X	X	01h (protected), 00h (unprotected)																			
SecSi Sector Indicator Bit (DQ7), WP# protects highest address sector	L	L	H	X	X	V _{ID}	X	L	X	L	H	H	X	X	98h (factory locked), 18h (not factory locked)																			
SecSi Sector Indicator Bit (DQ7), WP# protects lowest address sector	L	L	H	X	X	V _{ID}	X	L	X	L	H	H	X	X	88h (factory locked), 08h (not factory locked)																			

Legend: L = Logic Low = V_{IL}, H = Logic High = V_{IH}, SA = Sector Address, X = Don't care.

Sector Group Protection and Unprotection

The hardware sector group protection feature disables both program and erase operations in any sector group. In this device, a sector group consists of four adjacent sectors that are protected or unprotected at the same time (see Table 4). The hardware sector group unprotection feature re-enables both program and erase operations in previously protected sector groups. Sector group protection/unprotection can be implemented via two methods.

Sector protection/unprotection requires V_{ID} on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 24 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector group unprotect, all unprotected sector groups must first be protected prior to the first sector group unprotect write cycle.

The device is shipped with all sector groups unprotected. FASL offers the option of programming and protecting sector groups at its factory prior to shipping the device through Spansion™ Programming services. Contact your sales representative for details.

It is possible to determine whether a sector group is protected or unprotected. See the [Autoselect Mode](#) section for details.

Table 15. S29GL032M (Model R0) Sector Group Protection/Unprotection Address Table

Sector Group	A22-A18
SA0-SA3	00000
SA4-SA7	00001
SA8-SAI1	00010
SAI2-SAI5	00011
SAI6-SAI9	00100
SA20-SA23	00101
SA24-SA27	00110
SA28-SA31	00111
SA32-SA35	01000
SA36-SA39	01001
SA40-SA43	01010
SA44-SA47	01011
SA48-SA51	01100
SA52-SA55	01101
SA56-SA59	01110
SA60-SA63	01111

Note: All sector groups are 256 Kbytes in size.

Table 16. S29GL032M (Model RI) Top Boot Sector Protection

Sector	A20-A12	Sector/ Sector Block Size
SA0-SA3	0000XXXXXh	256 (4x64) Kbytes
SA4-SA7	0001XXXXXh	256 (4x64) Kbytes
SA8-SA11	0010XXXXXh	256 (4x64) Kbytes
SA12-SA15	0011XXXXXh	256 (4x64) Kbytes
SA16-SA19	0100XXXXXh	256 (4x64) Kbytes
SA20-SA23	0101XXXXXh	256 (4x64) Kbytes
SA24-SA27	0110XXXXXh	256 (4x64) Kbytes
SA28-SA31	0111XXXXXh	256 (4x64) Kbytes
SA32-SA35	1000XXXXXh,	256 (4x64) Kbytes
SA36-SA39	1001XXXXXh	256 (4x64) Kbytes
SA40-SA43	1010XXXXXh	256 (4x64) Kbytes
SA44-SA47	1011XXXXXh	256 (4x64) Kbytes
SA48-SA51	1100XXXXXh	256 (4x64) Kbytes
SA52-SA55	1101XXXXXh	256 (4x64) Kbytes
SA56-SA59	1110XXXXXh	256 (4x64) Kbytes
SA60-SA62	111100XXXh 111101XXXh 111110XXXh	192 (3x64) Kbytes
SA63	111111000h	8 Kbytes
SA64	111111001h	8 Kbytes
SA65	111111010h	8 Kbytes
SA66	111111011h	8 Kbytes

Table 16. S29GL032M (Model R1) Top Boot Sector Protection (Continued)

Sector	A20–A12	Sector/ Sector Block Size
SA67	111111100h	8 Kbytes
SA68	111111101h	8 Kbytes
SA69	111111110h	8 Kbytes
SA70	111111111h	8 Kbytes

Table 17. S29GL032M (Model R2) Bottom Boot Sector Protection

Sector	A20–A12	Sector/ Sector Block Size
SA0	00000000h	8 Kbytes
SA1	00000001h	8 Kbytes
SA2	00000010h	8 Kbytes
SA3	00000011h	8 Kbytes
SA4	00000100h	8 Kbytes
SA5	00000101h	8 Kbytes
SA6	00000110h	8 Kbytes
SA7	00000111h	8 Kbytes
SA8–SA10	000001XXXh, 000010XXXh, 000011XXXh,	192 (3x64) Kbytes
SA11–SA14	0001XXXXXh	256 (4x64) Kbytes
SA15–SA18	0010XXXXXh	256 (4x64) Kbytes
SA19–SA22	0011XXXXXh	256 (4x64) Kbytes
SA23–SA26	0100XXXXXh	256 (4x64) Kbytes
SA27–SA30	0101XXXXXh	256 (4x64) Kbytes
SA31–SA34	0110XXXXXh	256 (4x64) Kbytes
SA35–SA38	0111XXXXXh	256 (4x64) Kbytes
SA39–SA42	1000XXXXXh	256 (4x64) Kbytes
SA43–SA46	1001XXXXXh	256 (4x64) Kbytes
SA47–SA50	1010XXXXXh	256 (4x64) Kbytes
SA51–SA54	1011XXXXXh	256 (4x64) Kbytes
SA55–SA58	1100XXXXXh	256 (4x64) Kbytes
SA59–SA62	1101XXXXXh	256 (4x64) Kbytes
SA63–SA66	1110XXXXXh	256 (4x64) Kbytes
SA67–SA70	1111XXXXXh	256 (4x64) Kbytes

Table 18. S29GL032M (Models R3, R4) Sector Group Protection/Unprotection Address Table

Sector Group	A20-A15
SA0	000000
SA1	000001
SA2	000010
SA3	000011
SA4-SA7	0001xx
SA8-SAI1	0010xx
SA12-SAI5	0011xx
SA16-SAI9	0100xx
SA20-SA23	0101xx
SA24-SA27	0110xx
SA28-SA31	0111xx
SA32-SA35	1000xx
SA36-SA39	1001xx
SA40-SA43	1010xx
SA44-SA47	1011xx
SA48-SA51	1100xx
SA52-SA55	1101xx
SA56-SA59	1110xx
SA60	111100
SA61	111101
SA62	111110
SA63	111111

Table 19. S29GL065M (Model R0) Sector Group Protection/Unprotection Address Table

Sector Group	A22-A18
SA0-SA3	00000
SA4-SA7	00001
SA8-SAI1	00010
SAI2-SAI5	00011
SAI6-SAI9	00100
SA20-SA23	00101
SA24-SA27	00110
SA28-SA31	00111
SA32-SA35	01000
SA36-SA39	01001
SA40-SA43	01010
SA44-SA47	01011
SA48-SA51	01100
SA52-SA55	01101
SA56-SA59	01110
SA60-SA63	01111
SA64-SA67	10000
SA68-SA71	10001
SA72-SA75	10010
SA76-SA79	10011
SA80-SA83	10100
SA84-SA87	10101
SA88-SA91	10110
SA92-SA95	10111
SA96-SA99	11000
SAI00-SAI03	11001
SAI04-SAI07	11010
SAI08-SAI11	11011
SAI12-SAI15	11100
SAI16-SAI19	11101
SAI20-SAI23	11110
SAI24-SAI27	11111

Note: All sector groups are 256 Kbytes in size.

Table 20. S29GL064M (Model R1) Top Boot Sector Protection

Sector	A21–A12	Sector/ Sector Block Size
SA0-SA3	00000XXXXX	256 (4x64) Kbytes
SA4-SA7	00001XXXXX	256 (4x64) Kbytes
SA8-SA11	00010XXXXX	256 (4x64) Kbytes
SA12-SA15	00011XXXXX	256 (4x64) Kbytes
SA16-SA19	00100XXXXX	256 (4x64) Kbytes
SA20-SA23	00101XXXXX	256 (4x64) Kbytes
SA24-SA27	00110XXXXX	256 (4x64) Kbytes
SA28-SA31	00111XXXXX	256 (4x64) Kbytes
SA32-SA35	01000XXXXX	256 (4x64) Kbytes
SA36-SA39	01001XXXXX	256 (4x64) Kbytes
SA40-SA43	01010XXXXX	256 (4x64) Kbytes
SA44-SA47	01011XXXXX	256 (4x64) Kbytes
SA48-SA51	01100XXXXX	256 (4x64) Kbytes
SA52-SA55	01101XXXXX	256 (4x64) Kbytes
SA56-SA59	01110XXXXX	256 (4x64) Kbytes
SA60-SA63	01111XXXXX	256 (4x64) Kbytes
SA64-SA67	10000XXXXX	256 (4x64) Kbytes
SA68-SA71	10001XXXXX	256 (4x64) Kbytes
SA72-SA75	10010XXXXX	256 (4x64) Kbytes
SA76-SA79	10011XXXXX	256 (4x64) Kbytes
SA80-SA83	10100XXXXX	256 (4x64) Kbytes
SA84-SA87	10101XXXXX	256 (4x64) Kbytes
SA88-SA91	10110XXXXX	256 (4x64) Kbytes
SA92-SA95	10111XXXXX	256 (4x64) Kbytes
SA96-SA99	11000XXXXX	256 (4x64) Kbytes
SA100-SA103	11001XXXXX	256 (4x64) Kbytes
SA104-SA107	11010XXXXX	256 (4x64) Kbytes
SA108-SA111	11011XXXXX	256 (4x64) Kbytes
SA112-SA115	11100XXXXX	256 (4x64) Kbytes
SA116-SA119	11101XXXXX	256 (4x64) Kbytes
SA120-SA123	11110XXXXX	256 (4x64) Kbytes
SA124-SA126	1111100XXX 1111101XXX 1111110XXX	192 (3x64) Kbytes
SA127	1111111000	8 Kbytes
SA128	1111111001	8 Kbytes
SA129	1111111010	8 Kbytes
SA130	1111111011	8 Kbytes
SA131	1111111100	8 Kbytes
SA132	1111111101	8 Kbytes
SA133	1111111110	8 Kbytes
SA134	1111111111	8 Kbytes

Table 21. S29GL064M (Model R2) Bottom Boot Sector Protection

Sector	A21–A12	Sector/ Sector Block Size
SA0	0000000000	8 Kbytes
SA1	0000000001	8 Kbytes
SA2	0000000010	8 Kbytes
SA3	0000000011	8 Kbytes
SA4	0000000100	8 Kbytes
SA5	0000000101	8 Kbytes
SA6	0000000110	8 Kbytes
SA7	0000000111	8 Kbytes
SA8–SA10	0000001XXX, 0000010XXX, 0000011XXX,	192 (3x64) Kbytes
SA11–SA14	00001XXXXX	256 (4x64) Kbytes
SA15–SA18	00010XXXXX	256 (4x64) Kbytes
SA19–SA22	00011XXXXX	256 (4x64) Kbytes
SA23–SA26	00100XXXXX	256 (4x64) Kbytes
SA27–SA30	00101XXXXX	256 (4x64) Kbytes
SA31–SA34	00110XXXXX	256 (4x64) Kbytes
SA35–SA38	00111XXXXX	256 (4x64) Kbytes
SA39–SA42	01000XXXXX	256 (4x64) Kbytes
SA43–SA46	01001XXXXX	256 (4x64) Kbytes
SA47–SA50	01010XXXXX	256 (4x64) Kbytes
SA51–SA54	01011XXXXX	256 (4x64) Kbytes
SA55–SA58	01100XXXXX	256 (4x64) Kbytes
SA59–SA62	01101XXXXX	256 (4x64) Kbytes
SA63–SA66	01110XXXXX	256 (4x64) Kbytes
SA67–SA70	01111XXXXX	256 (4x64) Kbytes
SA71–SA74	10000XXXXX	256 (4x64) Kbytes
SA75–SA78	10001XXXXX	256 (4x64) Kbytes
SA79–SA82	10010XXXXX	256 (4x64) Kbytes
SA83–SA86	10011XXXXX	256 (4x64) Kbytes
SA87–SA90	10100XXXXX	256 (4x64) Kbytes
SA91–SA94	10101XXXXX	256 (4x64) Kbytes
SA95–SA98	10110XXXXX	256 (4x64) Kbytes
SA99–SA102	10111XXXXX	256 (4x64) Kbytes
SA103–SA106	11000XXXXX	256 (4x64) Kbytes
SA107–SA110	11001XXXXX	256 (4x64) Kbytes
SA111–SA114	11010XXXXX	256 (4x64) Kbytes
SA115–SA118	11011XXXXX	256 (4x64) Kbytes
SA119–SA122	11100XXXXX	256 (4x64) Kbytes
SA123–SA126	11101XXXXX	256 (4x64) Kbytes
SA127–SA130	11110XXXXX	256 (4x64) Kbytes
SA131–SA134	11111XXXXX	256 (4x64) Kbytes

Table 22. S29GL064M (Model R3, R4) Sector Group Protection/Unprotection Address Table

Sector Group	A21–A15
SA0	0000000
SA1	0000001
SA2	0000010
SA3	0000011
SA4–SA7	00001xx
SA8–SA11	00010xx
SA12–SA15	00011xx
SA16–SA19	00100xx
SA20–SA23	00101xx
SA24–SA27	00110xx
SA28–SA31	00111xx
SA32–SA35	01000xx
SA36–SA39	01001xx
SA40–SA43	01010xx
SA44–SA47	01011xx
SA48–SA51	01100xx
SA52–SA55	01101xx
SA56–SA59	01110xx
SA60–SA63	01111xx
SA64–SA67	10000xx
SA68–SA71	10001xx
SA72–SA75	10010xx
SA76–SA79	10011xx
SA80–SA83	10100xx
SA84–SA87	10101xx
SA88–SA91	10110xx
SA92–SA95	10111xx
SA96–SA99	11000xx
SA100–SA103	11001xx
SA104–SA107	11010xx
SA108–SA111	11011xx
SA112–SA115	11100xx
SA116–SA119	11101xx
SA120–SA123	11110xx
SA124	1111100
SA125	1111101
SA126	1111110
SA127	1111111

Table 23. S29GL064M (Model R5) Sector Group Protection/Unprotection Address Table

Sector Group	A21–A17
SA0–SA3	00000
SA4–SA7	00001
SA8–SA11	00010
SA12–SA15	00011
SA16–SA19	00100
SA20–SA23	00101
SA24–SA27	00110
SA28–SA31	00111
SA32–SA35	01000
SA36–SA39	01001
SA40–SA43	01010
SA44–SA47	01011
SA48–SA51	01100
SA52–SA55	01101
SA56–SA59	01110
SA60–SA63	01111
SA64–SA67	10000
SA68–SA71	10001
SA72–SA75	10010
SA76–SA79	10011
SA80–SA83	10100
SA84–SA87	10101
SA88–SA91	10110
SA92–SA95	10111
SA96–SA99	11000
SA100–SA103	11001
SA104–SA107	11010
SA108–SA111	11011
SA112–SA115	11100
SA116–SA119	11101
SA120–SA123	11110
SA124–SA127	11111

Note: All sector groups are 128 Kwords in size.

Table 24. S29GL064M (Models R6, R7) Sector Group Protection/Unprotection Address Table

Sector Group	A21–A17
SA0–SA3	00000
SA4–SA7	00001
SA8–SA11	00010
SA12–SA15	00011
SA16–SA19	00100
SA20–SA23	00101
SA24–SA27	00110
SA28–SA31	00111
SA32–SA35	01000
SA36–SA39	01001
SA40–SA43	01010
SA44–SA47	01011
SA48–SA51	01100
SA52–SA55	01101
SA56–SA59	01110
SA60–SA63	01111
SA64–SA67	10000
SA68–SA71	10001
SA72–SA75	10010
SA76–SA79	10011
SA80–SA83	10100
SA84–SA87	10101
SA88–SA91	10110
SA92–SA95	10111
SA96–SA99	11000
SA100–SA103	11001
SA104–SA107	11010
SA108–SA111	11011
SA112–SA115	11100
SA116–SA119	11101
SA120–SA123	11110
SA124–SA127	11111

Note: All sector groups are 128 Kwords in size.

Table 25. S29GLI28M Sector Group Protection/Unprotection Address Table

Sector Group	A22–A15
SA0	00000000
SA1	00000001
SA2	00000010
SA3	00000011
SA4–SA7	000001xx

Table 25. S29GLI28M Sector Group Protection/Unprotection Address Table (Continued)

Sector Group	A22-A15
SA8-SAI1	000010xx
SA12-SAI5	000011xx
SA16-SAI9	000100xx
SA20-SAI23	000101xx
SA24-SAI27	000110xx
SA28-SAI31	000111xx
SA32-SAI35	001000xx
SA36-SAI39	001001xx
SA40-SAI43	001010xx
SA44-SAI47	001011xx
SA48-SAI51	001100xx
SA52-SAI55	001101xx
SA56-SAI59	001110xx
SA60-SAI63	001111xx
SA64-SAI67	010000xx
SA68-SAI71	010001xx
SA72-SAI75	010010xx
SA76-SAI79	010011xx
SA80-SAI83	010100xx
SA84-SAI87	010101xx
SA88-SAI91	010110xx
SA92-SAI95	010111xx
SA96-SAI99	011000xx
SAI00-SAI03	011001xx
SAI04-SAI07	011010xx
SAI08-SAI11	011011xx
SAI12-SAI15	011100xx
SAI16-SAI19	011101xx
SAI20-SAI23	011110xx
SAI24-SAI27	011111xx
SAI28-SAI31	100000xx
SAI32-SAI35	100001xx
SAI36-SAI39	100010xx
SAI40-SAI43	100011xx
SAI44-SAI47	100100xx
SAI48-SAI51	100101xx
SAI52-SAI55	100110xx
SAI56-SAI59	100111xx
SAI60-SAI63	101000xx
SAI64-SAI67	101001xx
SAI68-SAI71	101010xx

Table 25. S29GLI28M Sector Group Protection/Unprotection Address Table (Continued)

Sector Group	A22-A15
SAI72-SAI75	101011xx
SAI76-SAI79	101100xx
SAI80-SAI83	101101xx
SAI84-SAI87	101110xx
SAI88-SAI91	101111xx
SAI92-SAI95	110000xx
SAI96-SAI99	110001xx
SA200-SA203	110010xx
SA204-SA207	110011xx
SA208-SA211	110100xx
SA212-SA215	110101xx
SA216-SA219	110110xx
SA220-SA223	110111xx
SA224-SA227	111000xx
SA228-SA231	111001xx
SA232-SA235	111010xx
SA236-SA239	111011xx
SA240-SA243	111100xx
SA244-SA247	111101xx
SA248-SA251	111110xx
SA252	11111100
SA253	11111101
SA254	11111110
SA255	11111111

Table 26. S29GL256M Sector Group Protection/Unprotection Address Table

Sector Group	A23-A15
SA0	000000000
SA1	000000001
SA2	000000010
SA3	000000011
SA4-SA7	0000001xx
SA8-SAI1	0000010xx
SAI2-SAI5	0000011xx
SAI6-SAI9	0000100xx
SA20-SA23	0000101xx
SA24-SA27	0000110xx
SA28-SA31	0000111xx
SA32-SA35	0001000xx
SA36-SA39	0001001xx

Table 26. S29GL256M Sector Group Protection/Unprotection Address Table (Continued)

Sector Group	A23-A15
SA40-SA43	0001010xx
SA44-SA47	0001011xx
SA48-SA51	0001100xx
SA52-SA55	0001101xx
SA56-SA59	0001110xx
SA60-SA63	0001111xx
SA64-SA67	0010000xx
SA68-SA71	0010001xx
SA72-SA75	0010010xx
SA76-SA79	0010011xx
SA80-SA83	0010100xx
SA84-SA87	0010101xx
SA88-SA91	0010110xx
SA92-SA95	0010111xx
SA96-SA99	0011000xx
SA100-SA103	0011001xx
SA104-SA107	0011010xx
SA108-SA111	0011011xx
SA112-SA115	0011100xx
SA116-SA119	0011101xx
SA120-SA123	0011110xx
SA124-SA127	0011111xx
SA128-SA131	0100000xx
SA132-SA135	0100001xx
SA136-SA139	0100010xx
SA140-SA143	0100011xx
SA144-SA147	0100100xx
SA148-SA151	0100101xx
SA152-SA155	0100110xx
SA156-SA159	0100111xx
SA160-SA163	0101000xx
SA164-SA167	0101001xx
SA168-SA171	0101010xx
SA172-SA175	0101011xx
SA176-SA179	0101100xx
SA180-SA183	0101101xx
SA184-SA187	0101110xx
SA188-SA191	0101111xx
SA192-SA195	0110000xx
SA196-SA199	0110001xx
SA200-SA203	0110010xx

Table 26. S29GL256M Sector Group Protection/Unprotection Address Table (Continued)


Sector Group	A23-A15
SA204-SA207	011001xx
SA208-SA211	0110100xx
SA212-SA215	0110101xx
SA216-SA219	0110110xx
SA220-SA223	0110111xx
SA224-SA227	0111000xx
SA228-SA231	0111001xx
SA232-SA235	0111010xx
SA236-SA239	0111011xx
SA240-SA243	0111100xx
SA244-SA247	0111101xx
SA248-SA251	0111110xx
SA252-SA255	0111111xx
SA256-SA259	1000000xx
SA260-SA263	1000001xx
SA264-SA267	1000010xx
SA268-SA271	1000011xx
SA272-SA275	1000100xx
SA276-SA279	1000101xx
SA280-SA283	1000110xx
SA284-SA287	1000111xx
SA288-SA291	1001000xx
SA292-SA295	1001001xx
SA296-SA299	1001010xx
SA300-SA303	1001011xx
SA304-SA307	1001100xx
SA308-SA311	1001101xx
SA312-SA315	1001110xx
SA316-SA319	1001111xx
SA320-SA323	1010000xx
SA324-SA327	1010001xx
SA328-SA331	1010010xx
SA332-SA335	1010011xx
SA336-SA339	1010100xx
SA340-SA343	1010101xx
SA344-SA347	1010110xx
SA348-SA351	1010111xx
SA352-SA355	1011000xx
SA356-SA359	1011001xx
SA360-SA363	1011010xx
SA364-SA367	1011011xx

Table 26. S29GL256M Sector Group Protection/Unprotection Address Table (Continued)

Sector Group	A23-A15
SA368-SA371	I011100xx
SA372-SA375	I011101xx
SA376-SA379	I011110xx
SA380-SA383	I011111xx
SA384-SA387	I100000xx
SA388-SA391	I100001xx
SA392-SA395	I100010xx
SA396-SA399	I100011xx
SA400-SA403	I100100xx
SA404-SA407	I100101xx
SA408-SA411	I100110xx
SA412-SA415	I100111xx
SA416-SA419	I101000xx
SA420-SA423	I101001xx
SA424-SA427	I101010xx
SA428-SA431	I101011xx
SA432-SA435	I101100xx
SA436-SA439	I101101xx
SA440-SA443	I101110xx
SA444-SA447	I101111xx
SA448-SA451	I110000xx
SA452-SA455	I110001xx
SA456-SA459	I110010xx
SA460-SA463	I110011xx
SA464-SA467	I110100xx
SA468-SA471	I110101xx
SA472-SA475	I110110xx
SA476-SA479	I110111xx
SA480-SA483	I111000xx
SA484-SA487	I111001xx
SA488-SA491	I111010xx
SA492-SA495	I111011xx
SA496-SA499	I111100xx
SA500-SA503	I111101xx
SA504-SA507	I111110xx
SA508	I11111100
SA509	I11111101
SA510	I11111110
SA511	I11111111

Temporary Sector Group Unprotect

This feature allows temporary unprotection of previously protected sector groups to change data in-system. The Sector Group Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sector groups are protected again. Figure 1 shows the algorithm, and Figure 23 shows the timing diagrams, for this feature.



Notes:

1. All protected sector groups unprotected (If $WP\# = V_{IL}$, the first or last sector will remain protected).
2. All previously protected sector groups are protected once again.

Figure 1. Temporary Sector Group Unprotect Operation




Figure 2. In-System Sector Group Protect/Unprotect Algorithms

SecSi (Secured Silicon) Sector Flash Memory Region

The SecSi (Secured Silicon) Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The SecSi Sector is 256 bytes in length, and uses a SecSi Sector Indicator Bit (DQ7) to indicate whether or not the SecSi Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

The factory offers the device with the SecSi Sector either customer lockable (standard shipping option) or factory locked (contact your sales representative for ordering information). The customer-lockable version is shipped with the SecSi Sector unprotected, allowing customers to program the sector after receiving the device. The customer-lockable version also has the SecSi Sector Indicator Bit permanently set to a "0." The factory-locked version is always protected when shipped from the factory, and has the SecSi (Secured Silicon) Sector Indicator Bit permanently set to a "1." Thus, the SecSi Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked. *Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.*

The SecSi sector address space in this device is allocated as follows:

SecSi Sector Address Range	Customer Lockable	ESN Factory Locked	Custom Factory Locked
000000h–000007h	Determined by customer	ESN	ESN or determined by customer
000008h–00007Fh		Unavailable	Determined by customer

The system accesses the SecSi Sector through a command sequence (see "Write Protect (WP#)"). After the system has written the Enter SecSi Sector command sequence, it may read the SecSi Sector by using the addresses normally occupied by the first sector (SA0). This mode of operation continues until the system issues the Exit SecSi Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to sector SA0.

Customer Lockable: SecSi Sector NOT Programmed or Protected At the Factory

Unless otherwise specified, the device is shipped such that the customer may program and protect the 256-byte SecSi sector.

The system may program the SecSi Sector using the write-buffer, accelerated and/or unlock bypass methods, in addition to the standard programming command sequence. See Command Definitions.

Programming and protecting the SecSi Sector must be used with caution since, once protected, there is no procedure available for unprotecting the SecSi Sector area and none of the bits in the SecSi Sector memory space can be modified in any way.

The SecSi Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter SecSi Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in [Figure 2](#), except that *RESET#* may be at either V_{IH} or V_{ID} . This allows in-system protection of the SecSi Sector without raising any device pin to a high voltage. Note that this method is only applicable to the SecSi Sector.

- To verify the protect/unprotect status of the SecSi Sector, follow the algorithm shown in [Figure 3](#).

Once the SecSi Sector is programmed, locked and verified, the system must write the Exit SecSi Sector Region command sequence to return to reading and writing within the remainder of the array.

Factory Locked: SecSi Sector Programmed and Protected At the Factory

In devices with an ESN, the SecSi Sector is protected when the device is shipped from the factory. The SecSi Sector cannot be modified in any way. An ESN Factory Locked device has an 16-byte random ESN at addresses 000000h–000007h. Please contact your sales representative for details on ordering ESN Factory Locked devices.

Customers may opt to have their code programmed by the factory through the Spansion programming service (Custom Factory Locked). The devices are then shipped from the factory with the SecSi Sector permanently locked. Contact your sales representative for details on using the Spansion programming service.

Write Protect (WP#)

The Write Protect function provides a hardware method of protecting the first or last sector group without using V_{ID} . Write Protect is one of two functions provided by the WP#/ACC input.

If the system asserts V_{IL} on the WP#/ACC pin, the device disables program and erase functions in the first or last sector group independently of whether those sector groups were protected or unprotected using the method described in "Advanced Sector Protection" section on page 81. Note that if WP#/ACC is at V_{IL} when the device is in the standby mode, the maximum input load current is increased. See the table in "DC Characteristics" section on page 129.

If the system asserts V_{IH} on the WP#/ACC pin, the device reverts to whether the first or last sector was previously set to be protected or unprotected using the method described in "Sector Group Protection and Unprotection". Note that WP# has an internal pullup; when unconnected, WP# is at V_{IH} .

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Tables 16 and 17 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse “Glitch” Protection

Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h, any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 27-30. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 27-30. The system must write the reset command to return the device to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at <http://www.amd.com/flash/cfi>. Alternatively, contact your sales representative for copies of these documents.

Table 27. CFI Query Identification String

Addresses (x16)	Addresses (x8)	Data	Description
10h 11h 12h	20h 22h 24h	0051h 0052h 0059h	Query Unique ASCII string "QRY"
13h 14h	26h 28h	0002h 0000h	Primary OEM Command Set
15h 16h	2Ah 2Ch	0040h 0000h	Address for Primary Extended Table
17h 18h	2Eh 30h	0000h 0000h	Alternate OEM Command Set (00h = none exists)
19h 1Ah	32h 34h	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)

Table 28. System Interface String

Addresses (x16)	Addresses (x8)	Data	Description
1Bh	36h	0027h	V _{CC} Min. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Ch	38h	0036h	V _{CC} Max. (write/erase) D7–D4: volt, D3–D0: 100 millivolt
1Dh	3Ah	0000h	V _{pp} Min. voltage (00h = no V _{pp} pin present)
1Eh	3Ch	0000h	V _{pp} Max. voltage (00h = no V _{pp} pin present)
1Fh	3Eh	0007h	Reserved for future use
20h	40h	0007h	Typical timeout for Min. size buffer write 2 ^N μs (00h = not supported)
21h	42h	000Ah	Typical timeout per individual block erase 2 ^N ms
22h	44h	0000h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
23h	46h	0001h	Reserved for future use
24h	48h	0005h	Max. timeout for buffer write 2 ^N times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 ^N times typical
26h	4Ch	0000h	Max. timeout for full chip erase 2 ^N times typical (00h = not supported)

Note: CFI data related to V_{CC} and timeouts may differ from actual V_{CC} and timeouts of the product. Please consult the Ordering Information tables to obtain the VCC range for particular part numbers. Please consult the Erase and Programming Performance table for typical timeout specifications.

Table 29. Device Geometry Definition

Addresses (x16)	Addresses (x8)	Data	Description
27h	4Eh	0019h 0018h 0017h 0016h	Device Size = 2 ^N byte 19 = 256 Mb, 18 = 128 Mb, 17 = 64 Mb, 16 = 32 Mb
28h 29h	50h 52h	0002h 0000h	Flash Device Interface description (refer to CFI publication 100)
2Ah 2Bh	54h 56h	0005h 0000h	Max. number of byte in multi-byte write = 2 ^N (00h = not supported)
2Ch	58h	0001h 0002h	Number of Erase Block Regions within device (01h = uniform device, 02h = boot device)
2Dh 2Eh 2Fh 30h	5Ah 5Ch 5Eh 60h	00xxh 000xh 00x0h 000xh	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100) 003Fh, 0000h, 0001h = 32 Mb (-00, -03, -04) 007Fh, 0000h, 0020h, 0000h = 32 Mb (-01, -02), 64 Mb (-01, -02) 007Fh, 0000h, 0000h, 0001h = 64 Mb (-00, -03, -04, -05, -06, -07) 00FFh, 0000h, 0000h, 0001h = 128 Mb 00FFh, 0001h, 0000h, 0001h = 256 Mb
31h 32h 33h 34h	60h 64h 66h 68h	00xxh 0000h 0000h 000xh	Erase Block Region 2 Information (refer to CFI publication 100) 003Eh, 0000h, 0000h, 0001h = 32 Mb (-01, -02) 007Eh, 0000h, 0000h, 0001h = 64 Mb (-01, -02) 0000h, 0000h, 0000h, 0000h = all others
35h 36h 37h 38h	6Ah 6Ch 6Eh 70h	0000h 0000h 0000h 0000h	Erase Block Region 3 Information (refer to CFI publication 100)
39h 3Ah 3Bh 3Ch	72h 74h 76h 78h	0000h 0000h 0000h 0000h	Erase Block Region 4 Information (refer to CFI publication 100)

Table 30. Primary Vendor-Specific Extended Query

Addresses (x16)	Addresses (x8)	Data	Description
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	86h	0031h	Major version number, ASCII
44h	88h	0033h	Minor version number, ASCII
45h	8Ah	0010h	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Process Technology (Bits 7-2) 0010b = 0.23 μ m MirrorBit
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	90h	0000h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported
49h	92h	0004h	Sector Protect/Unprotect scheme 0004h = Standard Mode (Refer to Text)
4Ah	94h	0000h	Simultaneous Operation 00 = Not Supported, X = Number of Sectors in Bank
4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	98h	0002h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	9Ah	00B5h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	9Ch	00C5h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	9Eh	00xxh	Top/Bottom Boot Sector Flag 00h = Uniform Device without WP# protect, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Uniform sectors bottom WP# protect, 05h = Uniform sectors top WP# protect
50h	A0h	0001h	Program Suspend 00h = Not Supported, 01h = Supported

Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table 31 and Table 32 define the valid register command sequences. *Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state.* A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erased Resume Commands section for more information.

The system *must* issue the reset command to return the device to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the device is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Read-Only Operations—"AC Characteristics" section on page 122 provides the read parameters, and Figure 12 shows the timing diagram.

Reset Command

Writing the reset command resets the device to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to the read mode. If the program command sequence is written while the device is in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If the device entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).

Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write the Write-to-Buffer-Abort Reset command sequence to reset the device for the next operation.

Autoselect Command Sequence

The autoselect command sequence allows the host system to read several identifier codes at specific addresses:

Identifier Code	A7:A0 (x16)	A6:A-1 (x8)
Manufacturer ID	00h	00h
Device ID, Cycle 1	01h	02h
Device ID, Cycle 2	0Eh	1Ch
Device ID, Cycle 3	0Fh	1Eh
SecSi Sector Factory Protect	03h	06h
Sector Protect Verify	(SA)02h	(SA)04h

Note: The device ID is read over three cycles. SA = Sector Address

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the autoselect command. The device then enters the autoselect mode. The system may read at any address any number of times without initiating another autoselect command sequence:

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the device was previously in Erase Suspend).

Enter SecSi Sector/Exit SecSi Sector Command Sequence

The SecSi Sector region provides a secured data area containing an 8-word/16-byte random Electronic Serial Number (ESN). The system can access the SecSi Sector region by issuing the three-cycle Enter SecSi Sector command sequence. The device continues to access the SecSi Sector region until the system issues the four-cycle Exit SecSi Sector command sequence. The Exit SecSi Sector command sequence returns the device to normal operation. Table 31 and Table 32 show the address and data requirements for both command sequences. See also "SecSi (Secured Silicon) Sector Flash Memory Region" for further information. *Note that the ACC function and unlock bypass modes are not available when the SecSi Sector is enabled.*

Write Buffer Programming

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming will occur. The fourth cycle writes the sector address and the number of word locations, minus one, to be programmed. For example, if the system will program 6 unique address locations, then 05h should be written to the device. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the Program Buffer to Flash

command. The number of locations to program cannot exceed the size of the write buffer or the operation will abort.

The fifth cycle writes the first address location and data to be programmed. The write-buffer-page is selected by address bits $A_{MAX}-A_4$. All subsequent address/data pairs must fall within the selected-write-buffer-page. The system then writes the remaining address/data pairs into the write buffer. Write buffer locations may be loaded in any order.

The write-buffer-page address must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple write-buffer pages. This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected write-buffer page, the operation will abort.

Note that if a Write Buffer address location is loaded multiple times, the address/data pair counter will be decremented for every data load operation. The host system must therefore account for loading a write-buffer location more than once. The counter decrements for each data load operation, not for each unique write-buffer-address location. Note also that if an address location is loaded more than once into the buffer, the final data loaded for that address will be programmed.

Once the specified number of write buffer locations have been loaded, the system must then write the Program Buffer to Flash command at the sector address. Any other address and data combination aborts the Write Buffer Programming operation. The device then begins programming. Data polling should be used while monitoring the last address location loaded into the write buffer. DQ7, DQ6, DQ5, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer programming operation can be suspended using the standard program suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device is ready to execute the next command.

The Write Buffer Programming Sequence can be aborted in the following ways:

- Load a value that is greater than the page buffer size during the Number of Locations to Program step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the Starting Address during the write buffer data loading stage of the operation.
- Write data other than the Confirm Command after the specified number of data load cycles.


The abort condition is indicated by $DQ1 = 1$, $DQ7 = DATA\#$ (for the last address location loaded), $DQ6 = \text{toggle}$, and $DQ5=0$. A Write-to-Buffer-Abort Reset command sequence must be written to reset the device for the next operation.

Note that the SecSi Sector, autoselect, and CFI functions are unavailable when a program operation is in progress. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause the device to set $DQ5 = 1$, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

Accelerated Program

The device offers accelerated program operations through the WP#/ACC or ACC pin, depending on the particular product. By asserting V_{HH} on the WP#/ACC or ACC pin, the device uses the higher voltage on the WP#/ACC pin to accelerate the operation. *Note that the WP#/ACC pin must not be at V_{HH} for operations other than accelerated programming, or device damage may result. WP# has an internal pullup; when unconnected, WP# is at V_{IH} .*

Figure 1 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations—"AC Characteristics" section on page 122 section for parameters, and "Read Operation Timings" section on page 124 for timing diagrams.



Notes:

1. When Sector Address is specified, any address in the selected sector is acceptable. However, when loading Write-Buffer address locations with data, all addresses must fall within the selected Write-Buffer Page.
2. DQ7 may change simultaneously with DQ5. Therefore, DQ7 should be verified.
3. If this flowchart location was reached because DQ5= "1", then the device FAILED. If this flowchart location was reached because DQ1= "1", then the Write to Buffer operation was ABORTED. In either case, the proper reset command must be written before the device can begin another operation. If DQ1=1, write the Write-Buffer-Programming-Abort-Reset command. If DQ5=1, write the Reset command.
4. See Tables 16 and 17 for command sequences required for write buffer programming.

Figure 3. Write Buffer Programming Operation

Program Suspend/Program Resume Command Sequence

The Program Suspend command allows the system to interrupt a Write-to-Buffer programming operation so that data can be read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the program operation within 15 μ s maximum (5 μ s typical) and updates the status bits. Addresses are not required when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the SecSi Sector area (One-time Program area), then user must use the proper command sequences to enter and exit this region. **Note that the SecSi Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.**

The system may also write the autoselect command sequence when the device is in the Program Suspend mode. The system can read as many autoselect codes as required. When the device exits the autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See Autoselect Command Sequence for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See Write Operation Status for more information.

The system must write the Program Resume command (address bits are don't care) to exit the Program Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.




Figure 4. Program Suspend/Program Resume

Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Tables 31- and Tables 32- show the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

Figure 5 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 17 section for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Tables 31- and Tables 32- shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.


After the command sequence is written, a sector erase time-out of 50 μ s occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 μ s, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. **Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to the read mode. Note that the SecSi Sector, autoselect, and CFI functions are unavailable when an erase operation is in progress.** The system must rewrite the command sequence and any additional addresses and commands.

The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by reading DQ7, DQ6, or DQ2 in the erasing sector. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

Figure 5 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 17 section for timing diagrams.

**Notes:**

1. See Table 31 and Table 32 for erase command sequence.
2. See the section on DQ3 for information on the sector erase timer.

Figure 5. Erase Operation**Erase Suspend/Erasure Resume Commands**

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 μ s time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a typical of 5 μ s (maximum of 20 μ s) to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the device enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the device returns to the erase-suspend-read mode. The system can determine the status of the pro-

gram operation using the DQ7 or DQ6 status bits, just as in the standard word program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the "Autoselect Mode" section on page 77 and "Autoselect Command Sequence" section on page 102 sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Command Definitions

Table 31. Command Definitions (x16 Mode, BYTE# = V_{IH})

Command Sequence (Note 1)	Cycles	Bus Cycles (Notes 2–5)												
		First		Second		Third		Fourth		Fifth		Sixth		
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Read (Note 5)	1	RA	RD											
Reset (Note 6)	1	XXX	F0											
Autoselect (Note 7)	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	0001				
	Device ID (Note 8)	6	555	AA	2AA	55	555	90	X01	227E	X0E	Note 15	X0F	Note 15
	SecSi™ Sector Factory Protect (Note 9)	4	555	AA	2AA	55	555	90	X03	(Note 10)				
	Sector Group Protect Verify (Note 10)	4	555	AA	2AA	55	555	90	(SA)X02	00/01				
Enter SecSi Sector Region	3	555	AA	2AA	55	555	88							
Exit SecSi Sector Region	4	555	AA	2AA	55	555	90	XXX	00					
Write to Buffer	20	555	AA	2AA	55	SA	25	SA	0F	PBA	PBD			
Program Buffer to Flash	1	SA	29											
Write to Buffer Abort Reset (Note 11)	3	555	AA	2AA	55	555	F0							
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10	
Sector Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30	
Program/Erase Suspend (Note 12)	1	XXX	B0											
Program/Erase Resume (Note 13)	1	XXX	30											
CFI Query (Note 14)	1	55	98											

Legend:

X = Don't care
 RA = Read Address of memory location to be read.
 RD = Read Data read from location RA during read operation.

PBA = Program Buffer Address . Addresses latch on falling edge of WE# or CE# pulse, whichever happens later.
 PBD = Program Buffer Data for location PBA.
 SA = Sector Address of sector to be verified (in autoselect mode) or erased. Address bits A21–A15 uniquely select any sector.

Notes:

- See Table 1 for description of bus operations.
- All values are in hexadecimal.
- Shaded cells indicate read cycles. All others are write cycles.
- During unlock and command cycles, when lower address bits are 555 or 2AA as shown in table, address bits above A11 and data bits above DQ7 are don't care.
- No unlock or command cycles required when device is in read mode.
- Reset command is required to return to read mode (or to erase-suspend-read mode if previously in Erase Suspend) when device is in autoselect mode, or if DQ5 goes high while device is providing status information.
- Fourth cycle of the autoselect command sequence is a read cycle. Data bits DQ15–DQ8 are don't care. Except for RD, PD and WC. See Autoselect Command Sequence section for more information.
- Device ID must be read in three cycles.
- If WP# protects highest address sector, data is 98h for factory locked and 18h for not factory locked. If WP# protects lowest address sector, data is 88h for factory locked and 08h for not factory locked.
- Data is 00h for an unprotected sector group and 01h for a protected sector group.
- Command sequence resets device for next command after aborted write-to-buffer operation.
- System may read and program in non-erasing sectors, or enter autoselect mode, when in Erase Suspend mode. Erase Suspend command is valid only during a sector erase operation.
- Erase Resume command is valid only during Erase Suspend mode.
- Command is valid when device is ready to read array data or when device is in autoselect mode.
- Refer to Table 14, AutoSelect Codes for individual Device IDs per device density and model number.

Table 32. Command Definitions (x8 Mode, BYTE# = V_{IL})

Command Sequence (Note 1)	Cycles	Bus Cycles (Notes 2–5)												
		First		Second		Third		Fourth		Fifth		Sixth		
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Read (Note 6)	1	RA	RD											
Reset (Note 7)	1	XXX	F0											
Autoselect (Note 8)	Manufacturer ID	4	AAA	AA	555	55	AAA	90	X00	01				
	Device ID (Note 9)	6	AAA	AA	555	55	AAA	90	X02	7E	X1C	Note 16	X1E	Note 16
	SecSi™ Sector Factory Protect (Note 10)	4	AAA	AA	555	55	AAA	90	X06	(Note 10)				
	Sector Group Protect Verify (Note 11)	4	AAA	AA	555	55	AAA	90	(SA)X04	00/01				
Enter SecSi Sector Region	3	AAA	AA	555	55	AAA	88							
Exit SecSi Sector Region	4	AAA	AA	555	55	AAA	90	XXX	00					
Write to Buffer	36	AAA	AA	555	55	SA	25	SA	1F	PBA	PBD			
Program Buffer to Flash	1	SA	29											
Write to Buffer Abort Reset (Note 12)	3	AAA	AA	555	55	AAA	F0							
Chip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10	
Sector Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30	
Program/Erase Suspend (Note 13)	1	XXX	B0											
Program/Erase Resume (Note 14)	1	XXX	30											
CFI Query (Note 15)	1	AA	98											

Legend:

X = Don't care
 RA = Read Address of memory location to be read.
 RD = Read Data read from location RA during read operation.
 PBA = Program Buffer Address . Addresses latch on falling edge of WE# or CE# pulse, whichever happens later.

PBD = Program Buffer Data for location PBA. Data latches on rising edge of WE# or CE# pulse, whichever happens first.
 SA = Sector Address of sector to be verified (in autoselect mode) or erased. Address bits A21–A15 uniquely select any sector.

Notes:

- See Table 1 for description of bus operations.
- All values are in hexadecimal.
- Shaded cells indicate read cycles. All others are write cycles.
- During unlock and command cycles, when lower address bits are 555 or AAA as shown in table, address bits above A11 are don't care.
- Unless otherwise noted, address bits A21–A11 are don't cares.
- No unlock or command cycles required when device is in read mode.
- Reset command is required to return to read mode (or to erase-suspend-read mode if previously in Erase Suspend) when device is in autoselect mode, or if DQ5 goes high while device is providing status information.
- Fourth cycle of autoselect command sequence is a read cycle. Data bits DQ15–DQ8 are don't care. See [Autoselect Command Sequence](#) section or more information.
- Device ID must be read in three cycles.
- If WP# protects highest address sector, data is 98h for factory locked and 18h for not factory locked. If WP# protects lowest address sector, data is 88h for factory locked and 08h for not factory locked.
- Data is 00h for an unprotected sector group and 01h for a protected sector group.
- Command sequence resets device for next command after aborted write-to-buffer operation.
- System may read and program in non-erasing sectors, or enter autoselect mode, when in Erase Suspend mode. Erase Suspend command is valid only during a sector erase operation.
- Erase Resume command is valid only during Erase Suspend mode.
- Command is valid when device is ready to read array data or when device is in autoselect mode.
- Refer to Table 14, AutoSelect Codes for individual Device IDs per device density and model number.

Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 19 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.


During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 μ s, then the device returns to the read mode.

During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the device returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be still invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.

Tables 33- shows the outputs for Data# Polling on DQ7. Figure 6 shows the Data# Polling algorithm. Figure 17 in the AC Characteristics section shows the Data# Polling timing diagram.



Notes:

1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 6. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V_{CC}.

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or in the erase-suspend-read mode. Tables 33- shows the outputs for RY/BY#.

DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.


After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 μ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Tables 33- shows the outputs for Toggle Bit I on DQ6. Figure 7 shows the toggle bit algorithm. Figure 19 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 20 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.



Note:
 The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.

Figure 7. Toggle Bit Algorithm

DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Tables 33- to compare outputs for DQ2 and DQ6.

Figure 7 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the RY/BY#: Ready/Busy# subsection. Figure 19 shows the toggle bit timing diagram. Figure 20 shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Figure 7 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program, erase, or write-to-buffer time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

In all these cases, the system must write the reset command to return the device to the reading the array (or to erase-suspend-read if the device was previously in the erase-suspend-program mode).

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not

apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 μ s, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Tables 33- shows the status of DQ3 relative to the other status bits.

DQ1: Write-to-Buffer Abort

DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See Write Buffersection for more details.

Table 33. Write Operation Status

Status		DQ7 (Note 2)	DQ6	DQ5 (Note 1)	DQ3	DQ2 (Note 2)	DQ1	RY/BY#
Standard Mode	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0	0
	Embedded Erase Algorithm	0	Toggle	0	1	Toggle	N/A	0
Program Suspend Mode	Program-Suspend Read	Invalid (not allowed)						1
	Non-Program Suspend Sector	Data						1
Erase Suspend Mode	Erase-Suspend Read	1	No toggle	0	N/A	Toggle	N/A	1
	Non-Erase Suspend Sector	Data						1
	Erase-Suspend-Program (Embedded Program)	DQ7#	Toggle	0	N/A	N/A	N/A	0
Write-to-Buffer	Busy (Note 3)	DQ7#	Toggle	0	N/A	N/A	0	0
	Abort (Note 4)	DQ7#	Toggle	0	N/A	N/A	1	0

Notes:

1. DQ5 switches to '1' when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
4. DQ1 switches to '1' when the device has aborted the write-to-buffer operation

ABSOLUTE MAXIMUM RATINGS

Storage Temperature, Plastic Packages	-65°C to +150°C
Ambient Temperature with Power Applied	-65°C to +125°C
Voltage with Respect to Ground:	
V_{CC} (Note 1)	-0.5 V to +4.0 V
A9, OE#, ACC and RESET# (Note 2)	-0.5 V to +12.5 V
All other pins (Note 1)	-0.5 V to $V_{CC}+12.5$ V
Output Short Circuit Current (Note 3)	200 mA

Notes:

1. Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions, inputs or I/Os may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 8. Maximum DC voltage on input or I/Os is $V_{CC} + 0.5$ V. During voltage transitions, input or I/O pins may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns. See Figure 9.
2. Minimum DC input voltage on pins A9, OE#, ACC, and RESET# is -0.5 V. During voltage transitions, A9, OE#, ACC, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 8. Maximum DC input voltage on pin A9, OE#, ACC, and RESET# is +12.5 V which may overshoot to +14.0V for periods up to 20 ns.
3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 8. Maximum Negative Overshoot Waveform




Figure 9. Maximum Positive Overshoot Waveform

Operating Ranges

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to +85°C

Supply Voltages

V_{CC} for full voltage range +2.7 V to +3.6 V
 V_{CC} for regulated voltage range +3.0 V to +3.6 V

Notes:

1. Operating ranges define those limits between which the functionality of the device is guaranteed.

DC Characteristics


CMOS Compatible

Parameter Symbol	Parameter Description (Notes)	Test Conditions	Min	Typ	Max	Unit
I_{LI}	Input Load Current ((1))	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC\ max}$			± 1.0	μA
I_{LIT}	A9, ACC Input Load Current	$V_{CC} = V_{CC\ max}$; A9 = 12.5 V			35	μA
I_{LR}	Reset Leakage Current	$V_{CC} = V_{CC\ max}$; RESET# = 12.5 V			35	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC\ max}$			± 1.0	μA
I_{CC1}	V_{CC} Initial Page Read Current ((2), (3))	CE# = V_{IL} , OE# = V_{IH}	1 MHz	5	20	mA
			5 MHz (4)	18	25	
			5 MHz (5)	25	35	
			10 MHz (4)	35	50	
			10 MHz (5)	40	60	
I_{CC2}	V_{CC} Intra-Page Read Current ((2), (3))	CE# = V_{IL} , OE# = V_{IH}	10 MHz	5	20	mA
			40 MHz	10	40	
I_{CC3}	V_{CC} Active Write Current ((3), (4))	CE# = V_{IL} , OE# = V_{IH}		50	60	mA
I_{CC4}	V_{CC} Standby Current ((3))	CE#, RESET# = $V_{CC} \pm 0.3 V$, WP# = V_{IH}		1	5	μA
I_{CC5}	V_{CC} Reset Current ((3))	RESET# = $V_{SS} \pm 0.3 V$, WP# = V_{IH}		1	5	μA
I_{CC6}	Automatic Sleep Mode ((3), (7))	$V_{IH} = V_{CC} \pm 0.3 V$; $V_{IL} = V_{SS} \pm 0.3 V$, WP# = V_{IH}		1	5	μA
V_{IL1}	Input Low Voltage 1((8))		-0.5		0.8	V
V_{IH1}	Input High Voltage 1 ((8))		$0.7 V_{CC}$		$V_{CC} + 0.5$	V
V_{HH}	Voltage for ACC Program Acceleration	$V_{CC} = 2.7 - 3.6 V$	11.5	12.0	12.5	V
V_{ID}	Voltage for Autoselect and Temporary Sector Unprotect	$V_{CC} = 2.7 - 3.6 V$	11.5	12.0	12.5	V
V_{OL}	Output Low Voltage ((8))	$I_{OL} = 4.0 mA$, $V_{CC} = V_{CC\ min}$			$0.15 V_{CC}$	V
V_{OH1}	Output High Voltage	$I_{OH} = -2.0 mA$, $V_{CC} = V_{CC\ min}$	$0.85 V_{CC}$			V
V_{OH2}		$I_{OH} = -100 \mu A$, $V_{CC} = V_{CC\ min}$	$V_{CC} - 0.4$			V
V_{LKO}	Low V_{CC} Lock-Out Voltage ((9))		2.3		2.5	V

Notes:

1. On the WP#/ACC pin only, the maximum input load current when WP# = V_{IL} is $\pm 2.0 \mu A$.
2. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .
3. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC\ max}$.
4. S29GL032M, S29GL064M
5. S29GL128M, S29GL256M
6. I_{CC} active while Embedded Erase or Embedded Program is in progress.
7. Automatic sleep mode enables the low power mode when addresses remain stable for $t_{ACC} + 30 ns$.
8. V_{CC} voltage requirements.
9. Not 100% tested.

Test Conditions



Note: Diodes are IN3064 or equivalent

Figure 10. Test Setup

Table 34. Test Specifications

Test Condition	All Speeds	Unit
Output Load	1 TTL gate	
Output Load Capacitance, C_L (including jig capacitance)	30	pF
Input Rise and Fall Times	5	ns
Input Pulse Levels	0.0 or V_{CC}	V
Input timing measurement reference levels (See Note)	$0.5 V_{CC}$	V
Output timing measurement reference levels	$0.5 V_{CC}$	V

Key to Switching Waveforms

WAVEFORM	INPUTS	OUTPUTS
		Steady
		Changing from H to L
		Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High Impedance State (High Z)

Figure 11. Input Waveforms and Measurement Levels

AC Characteristics

Read-Only Operations-S29GL256M only

Parameter		Description	Test Setup		Speed Options		Unit
JEDEC	Std.				10	11	
t_{AVAV}	t_{RC}	Read Cycle Time (Note 1)		Min	100	100	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	CE#, OE# = V _{IL}	Max	100	100	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	100	100	ns
	t_{PACC}	Page Access Time		Max	30	30	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay		Max	30	30	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Note 1)		Max	16		ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Note 1)		Max	16		ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First		Min	0		ns
	t_{OEh}	Output Enable Hold Time (Note 1)	Read	Min	0		ns
			Toggle and Data# Polling	Min	10		ns

Notes:

1. Not 100% tested.
2. See Figure 12 and Table 13 for test specifications.

Read-Only Operations-S29GL128M only

Parameter		Description	Test Setup		Speed Options		Unit
JEDEC	Std.				90	10	
t_{AVAV}	t_{RC}	Read Cycle Time (Note 1)		Min	90	100	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	CE#, OE# = V _{IL}	Max	90	100	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	90	100	ns
	t_{PACC}	Page Access Time		Max	25	30	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay		Max	25	30	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Note 1)		Max	16		ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Note 1)		Max	16		ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First		Min	0		ns
	t_{OEh}	Output Enable Hold Time (Note 1)	Read	Min	0		ns
			Toggle and Data# Polling	Min	10		ns

Notes:

1. Not 100% tested.
2. See Figure 12 and Table 13 for test specifications.

AC Characteristics

Read-Only Operations-S29GL064M only

Parameter		Description	Test Setup		Speed Options			Unit
JEDEC	Std.				90	10	11	
t_{AVAV}	t_{RC}	Read Cycle Time (Note 1)		Min	90	100	110	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	CE#, OE# = V _{IL}	Max	90	100	110	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	90	100	110	ns
	t_{PACC}	Page Access Time		Max	25	30	30	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay		Max	25	30	30	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Note 1)		Max	16			ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Note 1)		Max	16			ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First		Min	0			ns
	t_{OEH}	Output Enable Hold Time (Note 1)	Read	Min	0			ns
			Toggle and Data# Polling	Min	10			ns

Notes:

1. Not 100% tested.
2. See Figure 12 and Table 13 for test specifications.

Read-Only Operations-S29GL032M only

Parameter		Description	Test Setup		Speed Options			Unit
JEDEC	Std.				90	10	11	
t_{AVAV}	t_{RC}	Read Cycle Time (Note 1)		Min	90	100	110	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	CE#, OE# = V _{IL}	Max	90	100	110	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	OE# = V _{IL}	Max	90	100	110	ns
	t_{PACC}	Page Access Time		Max	25	30	30	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay		Max	25	30	30	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Note 1)		Max	16			ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Note 1)		Max	16			ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First		Min	0			ns
	t_{OEH}	Output Enable Hold Time (Note 1)	Read	Min	0			ns
			Toggle and Data# Polling	Min	10			ns

Notes:

1. Not 100% tested.
2. See Figure 12 and Table 13 for test specifications.

AC Characteristics





Figure I2. Read Operation Timings



* Figure shows device in word mode. Addresses are A1-A-1 for byte mode.

Figure I3. Page Read Timings

AC Characteristics

Hardware Reset (RESET#)

Parameter		Description		All Speed Options	Unit
JEDEC	Std.				
	t_{Ready}	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μ s
	t_{Ready}	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t_{RP}	RESET# Pulse Width	Min	500	ns
	t_{RH}	Reset High Time Before Read (See Note)	Min	50	ns
	t_{RPD}	RESET# Input Low to Standby Mode (See Note)	Min	20	μ s
	t_{RB}	RY/BY# Output High to CE#, OE# pin Low	Min	0	ns

Notes:

1. Not 100% tested.




Figure I4. Reset Timings

AC Characteristics

Erase and Program Operations-S29GL256M only

Parameter		Description		Speed Options		Unit	
JEDEC	Std.			I0	I1		
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	100	110	ns	
t_{AVWL}	t_{AS}	Address Setup Time	Min	0		ns	
	t_{ASO}	Address Setup Time to OE# low during toggle bit polling	Min	15		ns	
t_{WLAX}	t_{AH}	Address Hold Time	Min	45		ns	
	t_{AHT}	Address Hold Time From CE# or OE# high during toggle bit polling	Min	0		ns	
t_{DVWH}	t_{DS}	Data Setup Time	Min	45		ns	
t_{WHDX}	t_{DH}	Data Hold Time	Min	0		ns	
	t_{CEPH}	CE# High during toggle bit polling	mm	20		ns	
	t_{OEPH}	OE# High during toggle bit polling	Min	20		ns	
t_{GHWL}	t_{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns	
t_{ELWL}	t_{CS}	CE# Setup Time	Min	0		ns	
t_{WHEH}	t_{CH}	CE# Hold Time	Min	0		ns	
t_{WLWH}	t_{WP}	Write Pulse Width	Min	35		ns	
t_{WHDL}	t_{WPH}	Write Pulse Width High	Min	30		ns	
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240		μ s	
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	15		μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	12.5		μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5		sec	
	t_{VHH}	V_{HH} Rise and Fall Time (Note 1)	Min	250		ns	
	t_{VCS}	V_{CC} Setup Time (Note 1)	Min	50		μ s	
	t_{BUSY}	WE# High to RY/BY# Low	Min	100	110	ns	
	t_{POLL}	Program Valid before Status Polling (Note 6)	Max	4		ns	

Notes:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
3. For 1-16 words/1-32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. Word programming specification is based upon a single word programming operation not utilizing the write buffer.
6. When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics

Erase and Program Operations-S29GL128M only

Parameter		Description		Speed Options		Unit	
JEDEC	Std.			90	10		
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	90	100	ns	
t_{AVWL}	t_{AS}	Address Setup Time	Min	0		ns	
	t_{ASO}	Address Setup Time to OE# low during toggle bit polling	Min	15		ns	
t_{WLAX}	t_{AH}	Address Hold Time	Min	45		ns	
	t_{AHT}	Address Hold Time From CE# or OE# high during toggle bit polling	Min	0		ns	
t_{DVWH}	t_{DS}	Data Setup Time	Min	45		ns	
t_{WHDX}	t_{DH}	Data Hold Time	Min	0		ns	
	t_{CEPH}	CE# High during toggle bit polling	mm	20		ns	
	t_{OEPH}	OE# High during toggle bit polling	Min	20		ns	
t_{GHWL}	t_{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns	
t_{ELWL}	t_{CS}	CE# Setup Time	Min	0		ns	
t_{WHEH}	t_{CH}	CE# Hold Time	Min	0		ns	
t_{WLWH}	t_{WP}	Write Pulse Width	Min	35		ns	
t_{WHDL}	t_{WPH}	Write Pulse Width High	Min	30		ns	
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)		Typ	240		μ s
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	15		μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	12.5		μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5		sec	
	t_{VHH}	V_{HH} Rise and Fall Time (Note 1)	Min	250		ns	
	t_{VCS}	V_{CC} Setup Time (Note 1)	Min	50		μ s	
	t_{BUSY}	WE# High to RY/BY# Low	Min	90	100	ns	
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4		ns	

Notes:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
3. For 1–16 words/1–32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics

Erase and Program Operations-S29GL064M only

Parameter		Description		Speed Options			Unit	
JEDEC	Std.			90	10	110		
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	90	100	110	ns	
t_{AVWL}	t_{AS}	Address Setup Time	Min	0			ns	
	t_{ASO}	Address Setup Time to OE# low during toggle bit polling	Min	15			ns	
t_{WLAX}	t_{AH}	Address Hold Time	Min	45			ns	
	t_{AHT}	Address Hold Time From CE# or OE# high during toggle bit polling	Min	0			ns	
t_{DVWH}	t_{DS}	Data Setup Time	Min	35			ns	
t_{WHDX}	t_{DH}	Data Hold Time	Min	0			ns	
	t_{CEPH}	CE# High during toggle bit polling	mm	20			ns	
	t_{OEPH}	OE# High during toggle bit polling	Min	20			ns	
t_{GHWL}	t_{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0			ns	
t_{ELWL}	t_{CS}	CE# Setup Time	Min	0			ns	
t_{WHEH}	t_{CH}	CE# Hold Time	Min	0			ns	
t_{WLWH}	t_{WP}	Write Pulse Width	Min	35			ns	
t_{WHDL}	t_{WPH}	Write Pulse Width High	Min	30			ns	
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240			μ s	
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	15			μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	12.5			μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5			sec	
	t_{VHH}	V_{HH} Rise and Fall Time (Note 1)	Min	250			ns	
	t_{VCS}	V_{CC} Setup Time (Note 1)	Min	50			μ s	
	t_{BUSY}	WE# High to RY/BY# Low	Min	90	100	110	ns	
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4			ns	

Notes:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
3. For 1-16 words/1-32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics


Erase and Program Operations-S29GL032M only

Parameter		Description		Speed Options			Unit	
JEDEC	Std.			90	10	110		
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	90	100	110	ns	
t_{AVWL}	t_{AS}	Address Setup Time	Min	0			ns	
	t_{ASO}	Address Setup Time to OE# low during toggle bit polling	Min	15			ns	
t_{WLAX}	t_{AH}	Address Hold Time	Min	45			ns	
	t_{AHT}	Address Hold Time From CE# or OE# high during toggle bit polling	Min	0			ns	
t_{DVWH}	t_{DS}	Data Setup Time	Min	35			ns	
t_{WHDX}	t_{DH}	Data Hold Time	Min	0			ns	
	t_{CEPH}	CE# High during toggle bit polling	mm	20			ns	
	t_{OEPH}	OE# High during toggle bit polling	Min	20			ns	
t_{GHWL}	t_{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0			ns	
t_{ELWL}	t_{CS}	CE# Setup Time	Min	0			ns	
t_{WHEH}	t_{CH}	CE# Hold Time	Min	0			ns	
t_{WLWH}	t_{WP}	Write Pulse Width	Min	35			ns	
t_{WHDL}	t_{WPH}	Write Pulse Width High	Min	30			ns	
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240			μ s	
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	15			μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	12.5			μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5			sec	
	t_{VHH}	V_{HH} Rise and Fall Time (Note 1)	Min	250			ns	
	t_{VCS}	V_{CC} Setup Time (Note 1)	Min	50			μ s	
	t_{BUSY}	WE# High to RY/BY# Low	Min	90	100	110	ns	
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4			ns	

Notes:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
3. For 1–16 words/1–32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics



Notes:

1. Left side of figure indicates last cycle of a write-to-buffer operation followed by the program buffer to flash command.
2. PBA = program buffer address, PBD = program buffer data, SA= sector address, D_{OUT} is the true data at the program address.
3. Illustration shows device in word mode.

Figure 15. Program Operation Timings





Figure 16. Accelerated Program Timing Diagram

AC Characteristics




Notes:

1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
2. Illustration shows device in word mode.

Figure 17. Chip/Sector Erase Operation Timings


AC Characteristics



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


Figure 18. Data# Polling Timings (During Embedded Algorithms)

AC Characteristics



Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 19. Toggle Bit Timings (During Embedded Algorithms)



Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure 20. DQ2 vs. DQ6

AC Characteristics

Temporary Sector Unprotect

Parameter		Description		All Speed Options	Unit
JEDEC	Std				
	t_{VIDR}	V_{ID} Rise and Fall Time (See Note)	Min	500	ns
	t_{RSP}	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μ s

Notes:

1. Not 100% tested.





Figure 21. Temporary Sector Group Unprotect Timing Diagram

AC Characteristics



Note: For sector group protect, A6:A0 = 0xx0010. For sector group unprotect, A6:A0 = 1xx0010.N

Figure 22. Sector Group Protect and Unprotect Timing Diagram

AC Characteristics

Alternate CE# Controlled Erase and Program Operations-S29GL256M

Parameter		Description		Speed Options		Unit
JEDEC	Std.			I0	I1	
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	100	I10	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0		ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	45		ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	45		ns
t_{EHDX}	t_{DH}	Data Hold Time	Min	0		ns
t_{GHEL}	t_{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns
t_{WLEL}	t_{WS}	WE# Setup Time	Min	0		ns
t_{EHWLH}	t_{WH}	WE# Hold Time	Min	0		ns
t_{ELEH}	t_{CP}	CE# Pulse Width	Min	35		ns
t_{EHEL}	t_{CPH}	CE# Pulse Width High	Min	25		ns
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240		ns
		Effective Write Buffer Program Operation (Notes 2, 4)	Typ	15		μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Typ	12.5		μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5		sec
	t_{RH}	RESET# High Time Before Write	Min	50		ns
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4		μ s

Notes:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
3. For 1-16 words/1-32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics

Alternate CE# Controlled Erase and Program Operations-S29GL128M

Parameter		Description		Speed Options		Unit
JEDEC	Std.			90	I0	
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	90	100	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0		ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	45		ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	45		ns
t_{EHDX}	t_{DH}	Data Hold Time	Min	0		ns
t_{GHEL}	t_{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0		ns
t_{WLEL}	t_{WS}	WE# Setup Time	Min	0		ns
t_{EHWLH}	t_{WH}	WE# Hold Time	Min	0		ns
t_{ELEH}	t_{CP}	CE# Pulse Width	Min	25		ns
t_{EHEL}	t_{CPH}	CE# Pulse Width High	Min	25		ns
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240		ns
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	15		μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	12.5		μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5		sec
	t_{RH}	RESET# High Time Before Write	Min	50		ns
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4		μ s

Notes:

- Not 100% tested.
- See the "Erase and Programming Performance" section for more information.
- For 1-16 words/1-32 bytes programmed.
- Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
- When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics

Alternate CE# Controlled Erase and Program Operations-S29GL064M

Parameter		Description		Speed Options			Unit	
JEDEC	Std.			90	10	11		
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	90	100	110	ns	
t_{AVWL}	t_{AS}	Address Setup Time	Min	0			ns	
t_{ELAX}	t_{AH}	Address Hold Time	Min	45			ns	
t_{DVEH}	t_{DS}	Data Setup Time	Min	35			ns	
t_{EHDX}	t_{DH}	Data Hold Time	Min	0			ns	
t_{GHEL}	t_{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0			ns	
t_{WLEL}	t_{WS}	WE# Setup Time	Min	0			ns	
t_{EHWH}	t_{WH}	WE# Hold Time	Min	0			ns	
t_{ELEH}	t_{CP}	CE# Pulse Width	Min	35			ns	
t_{EHEL}	t_{CPH}	CE# Pulse Width High	Min	25			ns	
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240			ns	
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	15			μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	12.5			μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5			sec	
	t_{RH}	RESET# High Time Before Write	Min	50			ns	
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4			μ s	

Notes:

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.
3. For 1-16 words/1-32 bytes programmed.
4. Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
5. When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics


Alternate CE# Controlled Erase and Program Operations-S29GL032M

Parameter		Description		Speed Options			Unit	
JEDEC	Std.			90	10	11		
t_{AVAV}	t_{WC}	Write Cycle Time (Note 1)	Min	90	100	110	ns	
t_{AVWL}	t_{AS}	Address Setup Time	Min	0			ns	
t_{ELAX}	t_{AH}	Address Hold Time	Min	45			ns	
t_{DVEH}	t_{DS}	Data Setup Time	Min	35			ns	
t_{EHDX}	t_{DH}	Data Hold Time	Min	0			ns	
t_{GHLE}	t_{GHLE}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0			ns	
t_{WLEL}	t_{WS}	WE# Setup Time	Min	0			ns	
t_{EHWL}	t_{WH}	WE# Hold Time	Min	0			ns	
t_{ELEH}	t_{CP}	CE# Pulse Width	Min	35			ns	
t_{EHEL}	t_{CPH}	CE# Pulse Width High	Min	25			ns	
t_{WHWHI}	t_{WHWHI}	Write Buffer Program Operation (Notes 2, 3)	Typ	240			ns	
		Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	15			μ s
		Accelerated Effective Write Buffer Program Operation (Notes 2, 4)	Per Word	Typ	12.5			μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 2)	Typ	0.5			sec	
	t_{RH}	RESET# High Time Before Write	Min	50			ns	
	t_{POLL}	Program Valid before Status Polling (Note 5)	Max	4			μ s	

Notes:

- Not 100% tested.
- See the "Erase and Programming Performance" section for more information.
- For 1-16 words/1-32 bytes programmed.
- Effective write buffer specification is based upon a 16-word/32-byte write buffer operation.
- When using the program suspend/resume feature, if the suspend command is issued within t_{POLL} , t_{POLL} must be fully re-applied upon resuming the programming operation. If the suspend command is issued after t_{POLL} , t_{POLL} is not required again prior to reading the status bits upon resuming.

AC Characteristics



Notes:

1. Figure indicates last two bus cycles of an erase operation, or last cycle of a write-to-buffer operation followed by the program buffer to flash command.
2. PBA = program buffer address, SA = sector address, PBD = program buffer data.
3. DQ7# is the complement of the data written to the device. D_{OUT} is the data written to the device.
4. Illustration shows device in word mode.

Figure 23. Alternate CE# Controlled Write (Erase/Program) Operation Timings

Erase And Programming Performance

Parameter		Typ (Note 1)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.5	3.5	sec	
Chip Erase Time	S29GL032M	32	64	sec	Excludes 00h programming prior to erasure (Note 6)
	S29GL064M	64	128		
	S29GL128M	128	256		
	S29GL256M	256	512		
Total Write Buffer Program Time (Note 3)		240		μs	
Total Accelerated Effective Write Buffer Program Time (Note 4)		200		μs	
Chip Program Time	S29GL032M	31.5		sec	Excludes system level overhead (Note 7)
	S29GL064M	63			
	S29GL128M	126			
	S29GL256M	252			

Notes:

1. Typical program and erase times assume the following conditions: 25°C; VCC = 3.0V; checkerboard data pattern.
2. Under worst case conditions of 90°C; Worst case VCC.
3. For 1-16 words or 1-32 bytes programmed in a single write buffer programming operation. Effective programming time (typ) is 15 μs (per word), 7.5 μs (per byte).
4. Effective accelerated programming time (typ) is 12.5 μs (per word), 6.3 μs (per byte).
5. Effective write buffer specification is calculated on a per-word/per-byte basis for a 16-word/32-byte write buffer operation.
6. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
7. System-level overhead is the time required to execute the command sequence(s) for the program command. See Tables 12 and 11 for further information on command definitions.
8. Contact your local sales office for minimum cycling endurance values in specific applications and operating conditions.

Latchup Characteristics

Description	Min	Max
Input voltage with respect to V _{SS} on all pins except I/O pins (including A9, OE#, and RESET#)	-1.0 V	12.5 V
Input voltage with respect to V _{SS} on all I/O pins	-1.0 V	V _{CC} + 1.0 V
V _{CC} Current	-100 mA	+100 mA

Note: Includes all pins except V_{CC}. Test conditions: V_{CC} = 3.0 V, one pin at a time.

TSOP Pin and BGA Package Capacitance

For package types TA, TF, BA, BF, FA, FF (refer to Ordering Information Pages):

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit	
C_{IN}	Input Capacitance	$V_{IN} = 0$	TSOP	6	7.5	pF
			BGA	4.2	5.0	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	TSOP	8.5	12	pF
			BGA	5.4	6.5	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0$	TSOP	7.5	9	pF
			BGA	3.9	4.7	pF

For package types TB, TC, BB, BC (refer to Ordering Information Pages):

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit	
C_{IN}	Input Capacitance	$V_{IN} = 0$	TSOP	8	10	pF
			BGA	8	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0$	TSOP	8.5	12	pF
			BGA	8.5	12	pF
C_{IN2}	Control Pin Capacitance	$V_{IN} = 0$	TSOP	8	10	pF
			BGA	8	10	pF


Notes:

1. Sampled, not 100% tested.
2. Test conditions $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$.

Physical Dimensions

TS040—40-Pin Standard/Reverse Thin Small Outline Package (TSOP)

REVERSE PIN OUT (TOP VIEW)



Package	TSR 040		
Jedec	MO-142 (B) EC		
Symbol	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	—	0.16
c	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	9.90	10.00	10.10
e	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	3°	5°
R	0.08	—	0.20
N	40		

NOTES:


- ① CONTROLLING DIMENSIONS ARE IN MILLIMETERS (MM). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- ② NOT APPLICABLE.
- ③ PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- ④ TO BE DETERMINED AT THE SEATING PLANE [C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- ⑤ DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15MM (.0059") PER SIDE.
- ⑥ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- ⑦ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.
- ⑧ LEAD COPLANARITY SHALL BE WITHIN 0.10MM (0.004") AS MEASURED FROM THE SEATING PLANE.
- ⑨ DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3324 \ 16-038.10a

Physical Dimensions

TSR040—40-Pin Standard/Reverse Thin Small Outline Package (TSOP)

REVERSE PIN OUT (TOP VIEW)



Package	TSR 040		
Jedec	MO-142 (B) EC		
Symbol	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	—	0.16
c	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	9.90	10.00	10.10
e	0.50 BASIC		
L	0.50	0.60	0.70
θ	0°	3°	5°
R	0.08	—	0.20
N	40		

NOTES:


- ① CONTROLLING DIMENSIONS ARE IN MILLIMETERS (MM). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- ② NOT APPLICABLE.
- ③ PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- ④ TO BE DETERMINED AT THE SEATING PLANE [C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- ⑤ DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15MM (.0059") PER SIDE.
- ⑥ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- ⑦ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.
- ⑧ LEAD COPLANARITY SHALL BE WITHIN 0.10MM (0.004") AS MEASURED FROM THE SEATING PLANE.
- ⑨ DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3324 \ 16-038.10a

Physical Dimensions

TS048—48-Pin Standard/Reverse Thin Small Outline Package (TSOP)

STANDARD PIN OUT (TOP VIEW)



Package	TS 048		
Jedec	MO-142 (B) EC		
Symbol	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	—	0.16
c	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
e	0.50 BASIC		
L	0.50	0.60	0.70
0	0°	3°	5°
R	0.08	—	0.20
N	48		

NOTES:


- ① CONTROLLING DIMENSIONS ARE IN MILLIMETERS (MM). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- ② PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- ③ NOT APPLICABLE.
- ④ TO BE DETERMINED AT THE SEATING PLANE [C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- ⑤ DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15MM (.0059") PER SIDE.
- ⑥ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- ⑦ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.
- ⑧ LEAD COPLANARITY SHALL BE WITHIN 0.10MM (0.004") AS MEASURED FROM THE SEATING PLANE.
- ⑨ DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3325 \ 16-038.10a

Physical Dimensions

TSR048—48-Pin Standard/Reverse Thin Small Outline Package (TSOP)

REVERSE PIN OUT (TOP VIEW)



Package	TSR 048		
Jedec	MO-142 (B) EC		
Symbol	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	—	0.16
c	0.10	—	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
e	0.50 BASIC		
L	0.50	0.60	0.70
theta	0°	3°	5°
R	0.08	—	0.20
N	48		

NOTES:


- ① CONTROLLING DIMENSIONS ARE IN MILLIMETERS (MM). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982)
- ② NOT APPLICABLE.
- ③ PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- ④ TO BE DETERMINED AT THE SEATING PLANE [C]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- ⑤ DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.15MM (.0059") PER SIDE.
- ⑥ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.0031") TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 (0.0028").
- ⑦ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10MM (.0039") AND 0.25MM (0.0098") FROM THE LEAD TIP.
- ⑧ LEAD COPLANARITY SHALL BE WITHIN 0.10MM (0.004") AS MEASURED FROM THE SEATING PLANE.
- ⑨ DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3326 \ 16-038.10a




Physical Dimensions

TS056/TSR056—56-Pin Standard/Reverse Thin Small Outline Package (TSOP)


STANDARD PIN OUT (TOP VIEW)




REVERSE PIN OUT (TOP VIEW)



SECTION B-B



DETAIL B



DETAIL A

PACKAGE	TS/TSR 56		
JEDEC	MO-142 (B) EC		
SYMBOL	MIN.	NOM.	MAX.
A	---	---	1.20
A1	0.05	---	0.15
A2	0.95	1.00	1.05
b1	0.17	0.20	0.23
b	0.17	0.22	0.27
c1	0.10	---	0.16
c	0.10	---	0.21
D	19.90	20.00	20.20
D1	18.30	18.40	18.50
E	13.90	14.00	14.10
e	0.50 BASIC		
L	0.50	0.60	0.70
∅	0°	3°	5°
R	0.08	---	0.20
N	56		


NOTES:

- 1 CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm). (DIMENSIONING AND TOLERANCING CONFORMS TO ANSI Y14.5M-1982.)
- 2 PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- 3 PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN), INK OR LASER MARK.
- 4 TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- 5 DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTUSION IS 0.15 mm PER SIDE.
- 6 DIMENSION b DOES NOT INCLUDE DAMBAR PROTUSION. ALLOWABLE DAMBAR PROTUSION SHALL BE 0.08 mm TOTAL IN EXCESS OF b DIMENSION AT MAX MATERIAL CONDITION. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07 mm.
- 7 THESE DIMESIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
8. LEAD COPLANARITY SHALL BE WITHIN 0.10 mm AS MEASURED FROM THE SEATING PLANE.
- 9 DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.

3160/38.10A

Physical Dimensions

LAA064—64-Ball Fortified Ball Grid Array (FBGA)




PACKAGE	LAA 064			
JEDEC	N/A			
	13.00x11.00 PACKAGE mm			
SYMBOL	MIN.	NOM.	MAX.	NOTE
A	-	-	1.40	PROFILE HEIGHT
A1	0.40	-	-	STANDOFF
A2	0.60	-	-	BODY THICKNESS
D	13.00 BSC.			BODY SIZE
E	11.00 BSC.			BODY SIZE
D1	7.00 BSC.			MATRIX FOOTPRINT
E1	7.00 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
N	64			BALL COUNT
phi b	0.50	0.60	0.70	BALL DIAMETER
eD	1.00 BSC.			BALL PITCH - D DIRECTION
eE	1.00 BSC.			BALL PITCH - E DIRECTION
SD/SE	0.50 BSC.			SOLDER BALL PLACEMENT
	A1-AB, K1-K8			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994 .
- ALL DIMENSIONS ARE IN MILLIMETERS .
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- REPRESENTS THE SOLDER BALL GRID PITCH .
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.
N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- △6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM "c".
- △7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = 0.000.
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\frac{e}{2}$
- "X" IN THE PACKAGE VARIATIONS DENOTES PART IS UNDER QUALIFICATION.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

Physical Dimensions

LAC064—64-Pin I8 x I2 mm package



PACKAGE	LAC 064			NOTE
JEDEC	N/A			
	18.00 mm x 12.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	
A	---	---	1.40	PROFILE HEIGHT
A1	0.40	---	---	STANDOFF
A2	0.60	---	---	BODY THICKNESS
D	18.00 BSC.			BODY SIZE
E	12.00 BSC.			BODY SIZE
D1	7.00 BSC.			MATRIX FOOTPRINT
E1	7.00 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
N	64			BALL COUNT
φb	0.50	0.60	0.70	BALL DIAMETER
eD	1.00 BSC.			BALL PITCH - D DIRECTION
eE	1.00 BSC.			BALL PITCH - E DIRECTION
SD / SE	0.50 BSC.			SOLDER BALL PLACEMENT
	NONE			DEPOPULATED SOLDER BALLS


NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.
SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.
N IS THE TOTAL NUMBER OF SOLDER BALLS.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\frac{e}{2}$
- NOT USED.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

3243 \ 16-038.12d

Physical Dimensions

FBA048—48-Pin 6.15 x 8.15 mm package




PACKAGE	xFBA 048			NOTE
JEDEC	N/A			
	6.15mmx8.15mm PACKAGE			
SYMBOL	MIN	NOM	MAX	
A	—	—	1.20	OVERALL THICKNESS
A1	0.20	—	—	BALL HEIGHT
A2	0.84	—	0.94	BODY THICKNESS
\boxed{D}	8.15 BSC			BODY SIZE
\boxed{E}	6.15 BSC			BODY SIZE
$\boxed{D1}$	5.60 BSC			BALL FOOTPRINT
$\boxed{E1}$	4.00 BSC			BALL FOOTPRINT
MD	8			ROW MATRIX SIZE D DIRECTION
ME	6			ROW MATRIX SIZE E DIRECTION
N	48			TOTAL BALL COUNT
b	0.25	0.30	0.35	BALL DIAMETER
\boxed{e}	0.80 BSC			BALL PITCH
\boxed{SD}/\boxed{SE}	0.40 BSC			SOLDER BALL PLACEMENT

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- \boxed{e} REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION. N IS THE MAXIMUM NUMBER OF SOLDER BALLS FOR MATRIX SIZE MD x ME.
- \boxed{b} DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM Z.
- $\boxed{7}$ SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$
- "X" IN THE PACKAGE VARIATIONS DENOTES PART IS UNDER QUALIFICATION.
- "+" IN THE PACKAGE DRAWING INDICATE THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- $\boxed{10}$ FOR PACKAGE THICKNESS A IS THE CONTROLLING DIMENSION.
- $\boxed{11}$ A1 CORNER TO BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKINGS INDENTION OR OTHER MEANS.

Physical Dimensions

FBC048—48-Pin 8 x 9 mm package



PACKAGE	FBC 048			NOTE
JEDEC	N/A			
	8.00mmx9.00mm PACKAGE			
SYMBOL	MIN	NOM	MAX	
A	—	—	1.20	OVERALL THICKNESS
A1	0.20	—	—	BALL HEIGHT
A2	0.84	—	0.94	BODY THICKNESS
D	9.00 BSC			BODY SIZE
E	8.00 BSC			BODY SIZE
D1	5.60 BSC			BALL FOOTPRINT
E1	4.00 BSC			BALL FOOTPRINT
MD	8			ROW MATRIX SIZE D DIRECTION
ME	6			ROW MATRIX SIZE E DIRECTION
N	48			TOTAL BALL COUNT
b	0.25	0.30	0.35	BALL DIAMETER
e	0.80 BSC			BALL PITCH
SD/SE	0.40 BSC			SOLDER BALL PLACEMENT


NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- [e] REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION. N IS THE MAXIMUM NUMBER OF SOLDER BALLS FOR MATRIX SIZE MD x ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM Z.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $e/2$
- "X" IN THE PACKAGE VARIATIONS DENOTES PART IS UNDER QUALIFICATION.
- "+" IN THE PACKAGE DRAWING INDICATE THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- FOR PACKAGE THICKNESS A IS THE CONTROLLING DIMENSION.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKINGS INDENTATION OR OTHER MEANS.

Physical Dimensions

FBE063—63-Pin I2 x I1 mm package

xFBE 063



PACKAGE OUTLINE B

Dwg rev AF; 10/99

PACKAGE	xFBE 063			
JEDEC	N/A			
	12.00mmx11.00mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
A	—	—	1.20	OVERALL THICKNESS
A1	0.20	—	—	BALL HEIGHT
A2	0.84	—	0.94	BODY THICKNESS
D	12.00 BSC			BODY SIZE
E	11.00 BSC			BODY SIZE
D1	8.80 BSC			BALL FOOTPRINT
E1	5.60 BSC			BALL FOOTPRINT
MD	12			ROW MATRIX SIZE D DIRECTION
ME	8			ROW MATRIX SIZE E DIRECTION
N	63			TOTAL BALL COUNT
b	0.25	0.30	0.35	BALL DIAMETER
e	0.80 BSC			BALL PITCH
SD/SE	0.40 BSC			SOLDER BALL PLACEMENT
	A3–A6, B2–B6 L3–L6, M3–M6 C1–K1, C8–K8			DEPOPULATED SOLDER BALLS




NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- [e] REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION. N IS THE MAXIMUM NUMBER OF SOLDER BALLS FOR MATRIX SIZE MD x ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM Z.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000 WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\frac{e}{2}$
- "X" IN THE PACKAGE VARIATIONS DENOTES PART IS UNDER QUALIFICATION.
- "+" IN THE PACKAGE DRAWING INDICATE THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- FOR PACKAGE THICKNESS A IS THE CONTROLLING DIMENSION.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKINGS INDENTATION OR OTHER MEANS.

Physical Dimensions


FPT-48P-MI9

LEAD No.




Physical Dimensions

FPT-56P-M0I




Physical Dimensions

BGA-48P-M20




Physical Dimensions
BGA-63P-M02




Physical Dimensions

BGA-80P-M01



Physical Dimensions

BGA-80P-M02



Revision Summary

Revision A (January 29, 2004)

Initial Release.

Trademarks and Notice

Copyright © 2004 FASL LLC. All rights reserved.

Spansion, the Spansion logo, MirrorBit, and combinations thereof are registered trademarks of FASL LLC.

ExpressFlash is a trademark of FASL LLC.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

