

T-46-23-54

131,072 WORDS x 8 BIT STATIC RAM

DESCRIPTION

The TC551001PL/FL is 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.) and minimum cycle time of 85/100ns. When  $\overline{CE1}$  is a logical high, or CE2 is low, the device is placed in low power standby mode in which standby current is 2 $\mu$ A typically. The TC551001PL/FL has three control inputs. Chip enable inputs ( $\overline{CE1}$ , CE2) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC551001PL/FL is suitable for use in various microprocessor application system where high speed, low power, and battery back up are required.

The TC551001PL/FL is offered in both a dual-in-line 32 pin standard plastic package and small-out-line plastic flat package.

FEATURES


- Low Power Dissipation  
: 27.5mW / MHz (Typ.)
- Standby Current : 4 $\mu$ A at Ta=25°C(MAX)
- 5V Single Power Supply
- Power Down Feature:  $\overline{CE1}$ , CE2
- Data retention Supply Voltage: 2.0 ~ 5.5V
- Directly TTL Compatible  
: All Inputs and Outputs

• Access Time

	TC551001 PL/FL-85L	TC551001 PL/FL-10L
Access Time (max.)	85ns	100ns
$\overline{CE1}$ Access Time (max.)	85ns	100ns
CE2 Access Time (max.)	85ns	100ns
$\overline{OE}$ Access Time (max.)	45ns	50ns

- Package : TC551001PL-L : DIP32-P-600  
TC551001FL-L : SOP32-P-525


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE1}$ , CE2	Chip Enable Input
I/O1~I/O8	Data Input/Output
V <sub>DD</sub>	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC551001PL-85L/PL-10L  
 TC551001FL-85L/FL-10L

T-46-23-14

OPERATION MODE

OPERATION MODE	CE1	CE2	OE	RAW	I/O1 ~ I/O8	POWER
Read	L	H	L	H	DOUT	I <sub>DD</sub>
Write	L	H	*	L	DIN	I <sub>DD</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DD</sub>
Standby	H	*	*	*	High-Z	I <sub>DD</sub>
	*	L	*	*	High-Z	I <sub>DD</sub>

\*: H or L

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-0.3* ~ 7.0	V
V <sub>IO</sub>	Input and Output Voltage	-0.5 ~ V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0 / 0.6**	W
T <sub>solder</sub>	Soldering Temperature	260 · 10	°C · sec
T <sub>strg.</sub>	Storage Temperature	-55 ~ 150	°C
T <sub>opr.</sub>	Operating Temperature	0 ~ 70	°C

\*: -3.0V at pulse width 50ns MAX. \*\*: SOP

D.C. RECOMMENDED OPERATING CONDITIONS.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.3	
V <sub>IL</sub>	Input Low Voltage	-0.3	-	0.8	
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	-	5.5	

D.C. and OPERATING CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

T-46-23-14

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-1.0	-	-	mA	
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	4.0	-	-	mA	
$I_{LO}$	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	$\pm 1.0$	$\mu\text{A}$	
$I_{DDO1}$	Operating Current	$\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ and $R/W = V_{IH}$ , $I_{OUT} = 0\text{mA}$ Other Inputs = $V_{IH}/V_{IL}$ $t_{\text{cycle}} = \text{Min. cycle}$	-	-	80	mA	
$I_{DDO2}$		$\overline{CE1} = 0.2V$ and $CE2 = V_{DD} - 0.2V$ $R/W = V_{DD} - 0.2V$ , $I_{OUT} = 0\text{mA}$ Other Inputs = $V_{DD} - 0.2V/0.2V$ $t_{\text{cycle}} = \text{Min. cycle}$	-	-	70	mA	
$I_{DDS1}$	Standby Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$	-	-	3	mA	
$I_{DDS2}^{(1)}$		$\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$	$T_a = 25^\circ\text{C}$	-	2	4	$\mu\text{A}$
		$V_{DD} = 2.0V \sim 5.5V$	$T_a = 0 \sim 70^\circ\text{C}$	-	-	30	

Note: (1) In standby mode with  $\overline{CE1} \geq V_{DD} - 0.2V$ , these specification limits are guaranteed under the condition of  $CE2 \geq V_{DD} - 0.2V$  or  $CE2 \leq 0.2V$ .

CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	10	

Note: This parameter periodically sampled is not 100% tested.

TC551001PL-85L/PL-10L  
 TC551001FL-85L/FL-10L

T-46-23-14

A.C. CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

Read Cycle

SYMBOL	PARAMETER	TC551001PL-85L TC551001FL-85L		TC551001PL-10L TC551001FL-10L		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	85	-	100	-	ns
$t_{ACC}$	Address Access Time	-	85	-	100	
$t_{CO1}$	$\overline{CE1}$ Access Time	-	85	-	100	
$t_{CO2}$	$CE2$ Access Time	-	85	-	100	
$t_{OE}$	Output Enable to Output in Valid	-	45	-	50	
$t_{COE}$	Chip Enable ( $\overline{CE1}$ , $CE2$ ) to Output in Low-Z	10	-	10	-	
$t_{OEE}$	Output Enable to Output in Low-Z	0	-	0	-	
$t_{OD}$	Chip Enable ( $\overline{CE1}$ , $CE2$ ) to Output in High-Z	-	30	-	35	
$t_{ODO}$	Output Enable to Output in High-Z	-	30	-	35	
$t_{OH}$	Output Data Hold Time	10	-	10	-	

Write Cycle

SYMBOL	PARAMETER	TC551001PL-85L TC551001FL-85L		TC551001PL-10L TC551001FL-10L		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	85	-	100	-	ns
$t_{WP}$	Write Pulse Width	60	-	60	-	
$t_{CW}$	Chip Selection to End of Write	75	-	80	-	
$t_{AS}$	Address Set up Time	0	-	0	-	
$t_{WR}$	Write Recovery Time	0	-	0	-	
$t_{QDW}$	R/W to Output in High-Z	-	30	-	35	
$t_{QEW}$	R/W to Output in Low-Z	0	-	0	-	
$t_{DS}$	Data Set up Time	35	-	40	-	
$t_{DH}$	Data Hold Time	0	-	0	-	


A.C. TEST CONDITIONS

- Output Load : 100pF + 1 TTL Gate
- Input Pulse Level : 0.6V, 2.4V
- Timing Measurement  $V_{IN}$  : 0.8V, 2.2V  
 Reference Level  $V_{OUT}$  : 0.8V, 2.2V
- $t_r, t_f$  : 5ns


T-48-23-14

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC551001PL-85L/PL-10L  
 TC551001FL-85L/FL-10L

T-46-23-14

WRITE CYCLE 2 (4) (CE1 Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)




## NOTE:

T-46-23-14

- (1) R/W is High for Read Cycle.
- (2) Assuming that  $\overline{CE1}$  Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that  $\overline{CE1}$  High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.


DATA RETENTION CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DH}$	Data Retention Supply Voltage	2.0	-	5.5	V
$I_{DDS2}$	Standby Current	$V_{DD} = 3.0\text{V}$	-	15*	$\mu\text{A}$
		$V_{DD} = 5.5\text{V}$	-	30	
$t_{CDR}$	Chip Deselection to Data Retention Mode	0	-	-	nS
$t_R$	Recovery Time	5	-	-	mS

\*)  $3\mu\text{A}$  (MAX) at  $T_a = 0 \sim 40^\circ\text{C}$  $\overline{CE1}$  Controlled Data Retention Mode (1)

TC551001PL-85L/PL-10L  
 TC551001FL-85L/FL-10L

T-46-23-14

CE2 Controlled Data Retention Mode (3)

## NOTE:


- (1) In  $\overline{CE1}$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$  or  $CE2 \geq V_{DD} - 0.2V$ .
- (2) If the V<sub>IH</sub> of  $\overline{CE1}$  is 2.2V in operation, during the period that the V<sub>DD</sub> voltage is going down from 4.5V to 2.4V, I<sub>DDSI</sub> current flows.
- (3) In CE2 controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE2 \leq 0.2V$ .



T-46-23-14

OUTLINE DRAWING (DIP32 - P - 600)

Unit in mm




Weight : 4.53g (Typ.)

T-46-23-14

OUTLINE DRAWING (SOP32-P-525)

Unit in mm



Weight : 1.10g (Typ.)