

3.3V CMOS STATIC RAM 1 MEG (128K x 8-BIT) **REVOLUTIONARY PINOUT**

PRELIMINARY IDT71V124

FEATURES:

- 128K x 8 advanced high-speed CMOS static RAM
- · JEDEC revolutionary pinout (center power/GND) for reduced noise.
- · Equal access and cycle times
- Commercial: 12/15/20ns
- · One Chip Select plus one Output Enable pin
- · Bidirectional inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- Available in Plastic32-pin 400 mil SOJ and 32-pin 400 mil TSOP Type II


DESCRIPTION:

The IDT71V124 is a 1,048,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using IDT's highperformance, high-reliability CMOS technology. This stateof-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC centerpower/GND pinout reduces noise generation and improves system performance.

The IDT71V124 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71V124 are TTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

The IDT71V124 is packaged in Plastic 32-pin 400 mil SOJ and 32-pin 400 mil TSOP Type II.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

DECEMBER 1996

PIN CONFIGURATION



SOJ/TSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.1 ⁽²⁾	>
TA	Operating Temperature	0 to +70	ô
TBIAS	Temperature Under Bias	-55 to +125	ô
Tstg	Storage Temperature	-55 to +125	ô
PT	Power Dissipation	1.25	W
lout	DC Output Current	50	mΑ

NOTES:

3484 thl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.5V.

TRUTH TABLE(1,2)

CS	Œ	WE	I/O	Function
L	L	Н	DATAout	Read Data
L	Х	L	DATAIN	Write Data
L	Н	Н	High-Z	Output Disabled
Н	Х	Х	High-Z	Deselected - Standby (IsB)
V HC ⁽³⁾	Х	Х	High-Z	Deselected - Standby (IsB1)

NOTES:

3484 tbl 01

- 1. $H = V_{IH}, L = V_{IL}, x = Don't care.$
- 2. $V_{LC} = 0.2V$, $V_{HC} = V_{DD} 0.2V$.
- 3. Other inputs $\geq V \text{HC or } \leq V \text{LC}$.

CAPACITANCE

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	рF
CI/O	I/O Capacitance	Vout = 3dV	8	pF

NOTE:

3484 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
V DD	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.0		VDD+0.3	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

NOTE:

3484 tbl 04

DC ELECTRICAL CHARACTERISTICS

 $VDD = 3.3V \pm 10\%$

			IDT71\	/124	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current	VDD = Max., VIN = GND to VDD	_	5	μΑ
[ILO]	Output Leakage Current	$VDD = Max., \overline{CS} = VIH, VOUT = GND to VDD$	_	5	μΑ
Vol	Output LOW Voltage	IOL = 8mA, VDD = Min.	_	0.4	V
Vон	Output HIGH Voltage	IOH = -8mA, VDD = Min.	2.4	_	V

3484 tbl 05

This parameter is guaranteed by device characterization, but is not production tested.

^{1.} V_{\parallel} (min.) = -1V for pulse width less than 5ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $(VDD = 3.3V \pm 10\%, V_{LC} = 0.2V, V_{HC} = V_{DD} - 0.2V)$

		71V124S12 ⁽³⁾		1V124S12 ⁽³⁾ 71V124S15		71V124S20		
Symbol	Parameter	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
Icc	Dynamic Operating Current and $\overline{CS} \le VIL$, Outputs Open, $VDD = Max.$, $f = fMAX^{(2)}$	105	_	100	_	95	_	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{CS} \ge VIH$, Outputs Open, $VDD = Max.$, $f = fMAX^{(2)}$	20	_	20	_	20	_	mA
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, Outputs Open, VDD = Max., f = 0 ⁽²⁾ , VIN ≤ VLC or VIN ≥ VHC	5		5	_	5	_	mA

NOTES:

3484 tbl 06

- 1. All values are maximum guaranteed values.
- 2. fMAX = 1/tRC (all address inputs are cycling at fMAX); f = 0 means no address input lines are changing.
- 3. 12ns specification is preliminary.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3484 tbl 07





Figure 1. AC Test Load



*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC ELECTRICAL CHARACTERISTICS (VDD = $3.3V \pm 10\%$, Commercial Range)

	71V124S12 ⁽³⁾ 71V124S15 71V			71V1	71V124S20			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	12	_	15	_	20	_	ns
taa	Address Access Time	_	12		15	_	20	ns
tacs	Chip Select Access Time	_	12		15	_	20	ns
tcLZ ⁽²⁾	Chip Select to Output in Low-Z	3	1	3	_	3	_	ns
tcHZ ⁽²⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
toE	Output Enable to Output Valid	_	6	_	7	_	8	ns
tolz ⁽²⁾	Output Enable to Output in Low-Z	0	-	0	_	0	_	ns
toHZ ⁽²⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
tон	Output Hold from Address Change	4	_	4	_	4	_	ns
tPU ⁽²⁾	Chip Select to Power-Up Time	0	_	0	_	0	_	ns
tPD ⁽²⁾	Chip Deselect to Power-Down Time	_	12	_	15	_	20	ns
Write Cy	cle							
twc	Write Cycle Time	12	_	15	_	20	_	ns
taw	Address Valid to End-of-Write	10	_	12	_	15	_	ns
tcw	Chip Select to End-of-Write	10	_	12	_	15	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	10	_	12	_	15	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tDW	Data Valid to End-of-Write	7		8	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	ns
tow ⁽²⁾	Output Active from End-of-Write	3	_	3	_	4	_	ns
twHZ ⁽²⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns


NOTES:

3484 tbl 08


 ^{0°}C to +70°C temperature range only.
 This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

^{3. 12}ns specification is preliminary.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$ transition LOW; otherwise tax is the limiting parameter.
- 4. $\overline{\text{OE}}$ is LOW.
- 5. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 5, 7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1, 2, 5)}$



NOTES

- 1. WE must be HIGH, CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. \overline{OE} is continuously \overline{H} \overline{IGH} . During a \overline{WE} controlled write cycle with \overline{OE} LOW, twp must be greater than or equal to twHz + tDW to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CS must be active during the tow write period.
- 5. Transition is measured ±200mV from steady state.

ORDERING INFORMATION

