SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

DECEMBER 1983 - REVISED MARCH 1988


- Quad Bus Buffers
- 3-State Outputs
- Separate Control for Each Channel

description


These bus buffers feature three-state outputs that, when enabled, have the low impedence characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pull-up resistors, when disabled, both output transistors are turned off presenting a high-impedance state to the bus so the output will act neither as a significant load nor as a driver. The '125 and 'LS125A outputs are disabled when \overline{G} is high. The '126 and 'LS126A outputs are disabled when G is low.

logic diagram (each gate)


'125, 'LS125A




'126, LS126A



SN54125, SN54126, SN54LS125A, SN54LS126A...J OR W PACKAGE SN74125, SN74126...N PACKAGE SN74LS125A, SN74LS126A...D OR N PACKAGE (TOP VIEW)



SN54LS125A, SN54LS126A . . . FK PACKAGE (TOP VIEW)




*G on '125 and 'LS125A; G on 126 and 'LS126A


NC - No internal connection

positive logic Y = A

logic symbols†

	•	125		
1G (1) 1A (2) 2G (4)	ΕN	1	∇	(3) 1Y
2G (4) 2A (5) 3G (10)				(6) 29
				(8) 3Y
3A (9) 4G (13) (12)				(11) 49






	'LS	126	SA	
1G (1)	EN	1>	∇	131 1Y
1A (4) 2G (4) 2A (5)	Г			(<u>6)</u> 2Y
3G (10)	<u> </u>			(8) 3Y
3A (13) 4G (12)				(11) 44
				ļ


 $^{^{\}dagger}$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

SN54125, SN54126, SN74125, SN74126 QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

schematics (each gate)



'125 CIRCUITS




'126 CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, VCC (See Note 1)		7 V
Input voltage		5.5 V
	SN54'	
·	SN74'	0°C to 70°C

NOTE 1: Voltage values are with respect to network ground terminal.

schematics (each gate)



'LS125A CIRCUITS



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage	.,	7 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
-	SN74'	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.

SN54125, SN54126, SN74125, SN74126 QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54	SN54125, SN54126			SN74125, SN74126			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIΗ	High-level input voltage	2			2			V	
VIL.	Low-level input voltage			8.0			8.0	V	
ЮН	High-level output current			- 2			- 5.2	mA	
OL	Low-level output current			16			16	mA	
TA	Operating free-air temperature	- 55		125	0		70	,C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †		SN54	125, SN	54126	SN74			
raname i en			MIN	TYP#	MAX	MIN	TYP#	MAX	UNIT	
VIK	V _{CC} = MIN,	lj = 12 mA				1.5			1.5	٧
Valu	VCC = MIN,	V _{IH} = 2 V,	I _{OH} = -2 mA	2.4	3.3					1
Vон	V _{IL} = 0.8 V		I _{OH} = -5.2 mA				2.4	3.1		٧
V _{OL}	V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V ₁ - 0.8 V,			0.4			0.4	٧
	V _{CC} = MAX,	V _{IH} = 2 V,	V ₀ = 2.4 V	1		40	-		40	_
'oz	V _{IL} = 0.8 V		V _O - 0.4 V			- 40			- 40	μА
l ₁	V _{CC} = MAX,	V _I = 6.5 V	<u>' </u>			1			1	mA
^I tH	VCC = MAX,	V = 2.4 V		1		40	!		40	μA
IIL	VCC = MAX,	V _I = 0.4 V				- 1.6			- 1.6	mΑ
los\$	V _{CC} = MAX			- 30		- 70	- 28		70	mΑ
las	VCC = MAX,		125		32	54		32	54	
'cc	(see Note 2)		126		36	62		36	62	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Data inputs = 0.V; output control = 4.5 V for '125 and 0 V for '126.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	TEST CONDITIONS			SN54/74125				SN54/74126		
/ AUMIETEN				TYP	MAX	WIN	TYP	MAX	UNIT	
^t PLH				8	13		8	13	п\$	
^t PHL	R _L = 400 52,	0 - 50 - 5	Ĺ.	12	18		12	18	ns	
^t PZH		C _L = 50 pF		11	17		11	18	ns	
†PZL				16	25	, i	16	25	ns	
^t PHZ	R ₁ = 400 Ω,	2 5 5		5	8		10	16	ns	
tPLZ	NE - 400 II,	C _L = 5 pf		7	12		12	18	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time.

SN54LS125A, SN54LS126A, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

recommended operating conditions

			SN54LS125A SN54LS126A		AS NS	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
ИΙΥ	High-level input voltage	2			2			v
VIL	Low-level input voltage			0.7			0.8	V
Юн	High-level output current			- 1	_		- 2.6	mΑ
loL	Low-level output current	****		12			24	mA
TΔ	Operating free-air temperature	– 55		125	0		70	³C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54LS125A SN54LS126A			SN74LS125A SN74LS126A			UNIT
				MIN	TYP#	MAX	MIN	TYP ‡	MAX	1
Vικ	V _{CC} = MIN,	l _j = - 18 mA				- 1.5			1.5	V
V _{OH}	V _{CC} = MIN,	V _{1L} = 0.7 V,	IOH = - 1 mA	2.4	•		i			
• OH \	V _{IH} = 2 V	V _{IL} = 0.8 V,	I _{OH} = - 2.6 mA				2.4			٧
VOL VCC = MIN, VIH = 2 V	Voc = MIN	VIL = 0.7 V,	IOL = 12 mA		0.25	0,4				-
	""	V _{IL} = 0.8 V.	I _{OL} = 12 mA					0.25	0.4	V
	VIH 2 V	V _{IL} = 0.8 V,	IOL = 24 mA				_	0.35	0.5	t
	V _{CC} = MAX, V _{IH} = 2 V	V _{IL} = 0.7 V	V _O = 2.4 V	-		20				
loz		VIL - 0.7 V	Vo = 0.4 V			- 20				
		. V _{IH} = 2 V	V _{IL} = 0.8 V	V _O = 2.4 V	<u> </u>					20
	<u> </u>	V L = 0.5 V	V _O = 0.4 V				-	·	- 20	
, li	V _{CC} = MAX,	V ₁ = 7 V		1	-	0.1			0.1	mA
I H	V _{CC} = MAX,	V _I = 2.7 V				20			20	μА
Lu	V _{CC} = MAX,	'LS125A-G in	puts			- 0.2			- 0.2	mΑ
ll L	V _I = 0.4 V	'LS125A-A int	outs: 'LST26A All inputs			- 0.4			- 0.4	mA
¹ 0s\$	VCC = MAX		·	- 40		- 225	- 40		225	mΑ
¹cc	V _{CC} = MAX,		'LS125A		11	20		11	20	
,,,,	(see Note 2)		'LS126A		12	22		12	22	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	TEST CONDIT	SN	SN54/74LS125A				SN54/74LS126A		
TANAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
¹ PLH				9	15		9	15	ns
tPHL .	R _L = 667 Ω,	C _L = 45 pF		7	18		8	18	ns
^t PZH	112 007 32,		-	12	20		16	25	ns
tPZL				15	25		21	35	ns
^T PHZ	$R_{\rm I}$ = 667 Ω ,	C _I = 5 pF			20			25	ПБ
tPLZ	,,,,				20			25	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] All typical values are at $V_{CC} = 5 \text{ V, } T_{A} = 25^{\circ} \text{ C.}$

 $[\]S$ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

NOTE 2: Data inputs = 0 V: Output controls = 4.5 V for 'LS125A' and 0 V for 'LS126A.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG |
APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74LS125A, Quadruple Bus Buffers With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	<u>SN54LS125A</u>	SN74LS125A
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-2.6/24
tpd max (ns)		18
Static Current		20

FEATURES

<u>▲Back to Top</u>

- Quad Bus Buffers
- 3-State Outputs
- Separate Control for Each Channel

DESCRIPTION ABACK to Top

These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pull-up resistors, when disabled, both output transistors are turned off presenting a high-impedance state to the bus so the output will act neither as a significant load nor as a driver. The '125 and 'LS125A outputs are disabled when G is high. The 126 and 'LS126A outputs are disabled when $G \setminus B$ is low.

TECHNICAL DOCUMENTS

<u>▲Back to Top</u>

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ABack to Top

Full datasheet in Acrobat PDF: sn74ls125a.pdf (265 KB) (Updated: 03/01/1988)

Full datasheet in Zipped PostScript: sdls044.psz (295 KB)

APPLICATION NOTES

Back to Top

View Application Reports for Digital Logic

- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
 - Designing with the SN54/74LS123 (Rev. A) (SDLA006A Updated: 03/01/1997)

Product Folder: SN74LS125A, Quadruple Bus Buffers With 3-State Outputs

- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Timing Differences of 10-pF Versus 50pF Loading (SCEA004 Updated: 11/01/1996)

RELATED DOCUMENTS

Back to Top

- Advanced Bus Interface Logic Selection Guide (SCYT126, 448 KB Updated: 01/09/2001)
- Documentation Rules (SAP) And Ordering Information (Rev. B) (SZZU001B, 13 KB Updated: 05/06/1999)
- Logic Selection Guide First Half 2002 (Rev. Q) (SDYU001Q, 3368 KB Updated: 12/17/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (Rev. A) (SCAU001A, 850 KB Updated: 03/01/1996)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)

PRICING/AVAILABII	.ITY/PKG						<u>▲Back to Top</u>
ORDERABLE DEVICE	PACKAGE	PINS	TEMP (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY/PKG
SN74LS125AD	<u>D</u>	14	0 TO 70	ACTIVE	0.32	50	Check stock or order
SN74LS125ADR	<u>D</u>	14	0 TO 70	ACTIVE	0.35	2500	Check stock or order
SN74LS125AN	<u>N</u>	14	0 TO 70	ACTIVE	0.28	25	Check stock or order
SN74LS125AN3	<u>N</u>	14	0 TO 70	OBSOLETE			
SN74LS125ANSR	<u>NS</u>	14	0 TO 70	ACTIVE	0.39	2000	Check stock or order

Table Data Updated on: 2/18/2002

Products | Applications | Support | TI&ME

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use