élantec.

PRELIMINARY

Features

- TFT/LCD display supply
 - Boost regulator
 - VON charge pump
 - V_{OFF} charge pump
- 2V to 14V V_{IN} supply
- $5V < V_{BOOST} < 18V$
- $5V < V_{ON} < 40V$
- $-40V < V_{OFF} < 0V$
- $V_{BOOST} = 5V @700mA$
- V_{BOOST} = 12V @450mA
- $V_{BOOST} = 15V @400mA$
- High frequency, small inductor DC:DC boost circuit
- Up to 90% efficient DC:DC boost converter capability
- · Adjustable frequency
- · Adjustable soft-start
- · Adjustable outputs
- · Small parts count

Applications

- · TFT-LCD panels
- PDAs

Ordering Information

Part No	Package	Tape & Reel	Outline #
EL7583CR	20-Pin TSSOP		MDP0044


General Description

The EL7583C is a 3-channel DC:DC converter IC which is designed primarily for use in TFT/LCD applications. It features a 2.0V to 14V input capability and provides 5V to 18V output from a micropower boost converter. This output is designed to power the column drivers and can provide up to 400mA @15V, or 700mA @5V output. A pair of charge pump control circuits provide regulated outputs of V_{ON} and V_{OFF} supplies at 8V to 40V and -5V to -40V, respectively (depending on the V_{BOOST} set and external component configuration), each at up to 15mA.

The EL7583C features adjustable switching frequency, adjustable soft start, and each supply channel has a separate output enable control to allow selection of supply start-up sequence. An over-temperature feature is provided to allow the IC to be automatically protected from excessive power dissipation.

The EL7583C is available in a 20-pin TSSOP package and is specified for operation over the full -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

Connection Diagram



(20-Pin TSSOP Top View)

3-Channel DC:DC Converter

PRELIMINARY

Absolute Maximum Ratings (T_A = 25°C)

Values beyond absolute maximum ratings can cause the device to be pre-Storage Temperature -65°C to +150°C maturely damaged. Absolute maximum ratings are stress ratings only and -40°C to +85°C Operating Temperature functional device operation is not implied Lead Temperature 300°C 15V V_{IN} Input Voltage Power Dissipation See Curves SW Voltage 18V ESD Voltage 2kVMaximum Continuous Output Current 1A

Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Characteristics

 $V_{IN} = 3.3 V, V_{BOOST} = 12 V, I_{OUT} = 225 mA, F_{OSC} = 1 MHz, T_A = 25 ^{\circ}C \ unless \ otherwise \ specified.$

Parameter	Description	Condition		Тур	Max	Unit
DC:DC Boost Cor	verter				•	
IQ1	Quiescent Current - Shut-down	V(ENB) = 0V			10	μΑ
IQ2	Quiescent Current - Switching	V(ENB) = VDDB, frequency = 600kHz		5	8	mA
V(FBB)	Feedback Voltage		1.204	1.229	1.254	V
V _{REF}	Reference Voltage		1.218	1.260	1.302	V
I(FBB)	Feedback Input Bias Current	Current magnitude			0.1	μΑ
V _{IN}	Input Supply Range				14	V
D_{MAX}	Maximum Duty Cycle			90		%
I(LX) _{MAX}	Current Limit - Max Average Input Current	$V_{BOOST} = 12V$, $I(V_{BOOST}) = 350$ mA, $V_{IN} = 3.3$ V		1.5		A
R _{DS-ON}	Switch On Resistance	at $V_{BOOST} = 12V$, $I(LX1+LX2+LX3+LX4) = 350mA$		0.22		Ω
I _{LEAK-SWITCH}	Switch Leakage Current				1	μA
V _{BOOST}	Output Range	$V_{BOOST} > V_{IN} + V_{DIODE}$	5		15	
$\Delta V_{BOOST}\!/\!\Delta V_{IN}$	Line Regulation	2.7V < V _{IN} < 13.2V, V _{BOOST} = 15V			0.1	%
$\Delta V_{BOOST}\!/\!\Delta I_{O1}$	Load Regulation	50mA < I _{O1} < 250mA		0.5		%
Fosc-range	Frequency Range	R_{OSC} range = $240k\Omega$ to $60k\Omega$	200		1000	kHz
F _{OSC1}	Switching Frequency	$R_{OSC} = 100k\Omega$	480	600	720	kHz
Fosc2	Switching Frequency	$R_{OSC} = 220k\Omega$	240	300	360	kHz
Positive Regulated	l Charge Pump (V _{ON})					
		Most positive V_{ON} output depends on the magnitude of the VDDCPP input voltage (normally connected to V_{BOOST}) and the external component configuration (doubler or tripler)				
VDDCPP	Supply Input for Positive Charge Pump	Usually connected to V _{BOOST}	5		15	V
V(FBCPP)	Feedback Reference Voltage		1.32	1.42	1.52	V
I(FBCPP)	Feedback Input Bias Current	Current magnitude			0.1	μΑ
I(DRCPP) _{MAX}	Maximum RMS DRCPP Output	VDDCPP = 15V			80	mA
	Current	VDDCPP = 6V			15	mA
F _{PUMP}	Charge Pump Frequency	Frequency set by ROSC - see boost section	0.5*Fosc		Hz	
Negative Regulate	d Charge Pump (V _{OFF})					
		Most negative V_{OFF} output depends on the magnitude of the VDDCPN input voltage (normally connected to V_{BOOST}) and the external component configuration (doubler or tripler)				
VDDCPN	Supply Input for Negative Charge Pump	Usually connected to V _{BOOST}	5		15	V

Electrical Characteristics

 $V_{IN} = 3.3V, V_{BOOST} = 12V, I_{OUT} = 225 mA, F_{OSC} = 1 MHz, T_A = 25^{\circ}C \ unless \ otherwise \ specified.$

Parameter	Description	Condition	Min	Тур	Max	Unit
V(FBCPN)	Feedback Reference Voltage		-100	-50	0	mV
I(FBCPN)	Feedback Input Bias Current	Magnitude of input bias			0.1	μΑ
-(Maximum Continuous RMS	VDDCPN = 15V			80	mA
	DRCPN Output Current	VDDCPN = 6V			15	mA
F _{PUMP}	Charge Pump Frequency	Frequency set by ROSC - see boost section	0.5*Fosc			Hz
Enable Control Log	gic					
VHI-EN _X	Enable Input High Threshold	x = "BCPN", CPP"	1.6			V
VLO-EN _X	Enable Input Low Threshold	x = "BCPN", CPP"		_	0.8	V
I(EN _X)	Enable Input Bias Current	x = "BCPN", CPP"; current magnitude			0.1	μΑ


Pin Descriptions


I = Input, O = Output, S = Supply

EL7583CR 20-Pin TSSOP	Pin Name	Pin Type	Pin Function	
1	VSSB	S	Ground for DC:DC boost and reference circuits; chip substrate	
2	SOFTS	I	Soft-start input; the capacitor connected to this pin sets the current limited start time	
3	FBB	I	Voltage feedback input for boost circuit; determines boost output voltage, V _{BOOST}	
4	VDDB	S	Positive supply input for DC:DC boost circuits	
5	LX1	0	Boost regulator inductor drive pin 1	
6	LX2	0	Boost regulator inductor drive pin 2	
7	LX3	0	Boost regulator inductor drive pin 3	
8	DRVCPN	0	Driver output for the external generation of negative charge pump voltage, VOFF	
9	VDDCPN	S	Positive supply for input for V _{OFF} generator	
10	FBCPN	I	Voltage feedback input to determine negative charge pump output, V _{OFF}	
11	VSSCP	S	Negative supply pin for both the positive and negative charge pumps	
12	FBCPP	I	Voltage feedback to determine positive charge pump output, V _{ON}	
13	VDDCPP	S	Positive supply input for V _{ON} generator	
14	DRVCPP	0	Voltage driver output for the external generation of positive charge pump, Von	
15	PGND1	0	Power ground for LX switching FET	
16	PGND2	0	Power ground for LX switching FET	
17	VREF	I	Voltage reference for V _{COM} and charge pump circuits; decouple to ground	
18	ENBCPN	I	Enable pin for the DC:DC boost function (V _{BOOST} generation) and negative charge pump function (V _{generation})	
19	ENCPP	I	Enable for DRVCPP (VON generation); active high	
20	ROSC	I	Connected to an external resistor to ground; sets the switching frequency of the DC:DC boost	

3-Channel DC:DC Converter


PRELIMINARY






Typical Performance Curves


Power-Down 100k & 0.1μF Delay Network on ENCPP, C_{SS}=0.1μF




Power-Up 100k & 0.1µF Delay Network on ENCPP, C_{SS}=0.1µF



LX Waveform - Discontinuous Mode



LX Waveform - Continuous Mode



-channel BC.BC convener

Applications Information


The EL7583C is high efficiency multiple output power solution designed specifically for thin-film transistor (TFT) liquid crystal display (LCD) applications. The device contains one high current boost converter and two low power charge pumps (V_{ON} and V_{OFF}).

The boost converter contains an integrated N-channel MOSFET to minimize the number of external components. The converter output voltage can be set from 5V to 18V with external resistors. The $V_{\rm ON}$ and $V_{\rm OFF}$ charge pumps are independently regulated to positive and negative voltages using external resistors. Output

voltages as high as 40V can be achieved with additional capacitors and diodes.

Boost Converter

The boost converter operates in constant frequency pulse-width-modulation (PWM) mode. Quiescent current for the EL7583C is only 5mA when enabled, and since only the low side MOSFET is used, switch drive current is minimized. 90% efficiency is achieved in most common application operating conditions.



3-Channel DC:DC Converter

PRELIMINARY

A functional block diagram with typical circuit configuration is shown on the previous page. Regulation is performed by the PWM comparator which regulates the output voltage by comparing a divided output voltage with an internal reference voltage. The PWM comparator outputs its result to the PWM logic. The PWM logic switches the MOSFET on and off through the gate drive circuit. Its switching frequency is external adjustable with a resistor from timing control pin (R_T) to ground. The boost converter has 200kHz to 1.2MHz operating frequency range.

Start-Up

After V_{DD} reaches a threshold of about than 2V, the power MOSFET is controlled by the start-up oscillator, which generates fixed duty-ratio of 0.5-0.7 at a frequency of several hundred kilohertz. This will boost the output voltage, providing the initial output current load is not too great (< 250mA).

When V_{DD} reaches about 3.7V, the PWM comparator takes over the control. The duty ratio will be decided by the multiple-input direct summing comparator, Max_Duty signal (about 90% duty-ratio), and the Current Limit Comparator, whichever is the smallest.

The soft-start is provided by the current limit comparator. As the internal $12\mu A$ current source changes the external soft-start capacitor, the peak MOSFET current is limited by the voltage on the capacitor. This in turn controls the rising rate of output voltage.

The regulator goes through the start-up sequence as well after the ENB signal is pulled to HI.

Steady-State Operation

When the output reaches the preset voltage, the regulator operates at steady state. Depending on the input/output condition and component, the inductor operates at either continuous-conduction mode or discontinuous-conduction mode.

In the continuous-conduction mode, the inductor current is a triangular waveform and LX voltage a pulse waveform. In the discontinuous-conduction mode, the inductor current is complete dry out before the MOSFET is turned on again. The input voltage source, the inductor, and the MOSFET and output diode parasitic capacitors forms a resonant circuit. Oscillation will

occur in this period. This oscillation is normal and will not affect the regulation.

At very low load, the MOSFET will skip pulse sometimes. This is normal.

Current Limit

The MOSFET current limit is nominal 1.5A. This restricts the maximum output current I_{OMAX} based on the following formula:

$$I_{OMAX} = 1 \, \text{D} \, \frac{\Delta I_L}{2} \times \frac{V_{IN}}{V_O}$$

where:

 $\Delta I_{\rm L}$ is the inductor peak-to-peak current ripple and is decided by:

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{F_S}$$

D is the MOSFET turn-on radio and is decided by:

$$D = \frac{V_O \oplus V_{IN}}{V_O}$$

F_S is the switching frequency.

The following table gives typical values:

Maximum Continuous Output Current

V _{IN} (V)	$V_{O}(V)$	L (µH)	F _S (MHz)	I _{OMAX} (mA)
3	5	6.8	1	700
3.3	9	6.8	1	400
3.3	12	10	1	275
5	9	6.8	1	600
5	12	6.8	1	450
5	15	10	1	400

Component Considerations

Input Capacitor

It is recommended that C_{IN} is larger than $10\mu F$. Theoretically, the input capacitor has ripple current of ΔI_L . Due to high-frequency noise in the circuit, the input current ripple may exceed the theoretical value. Larger capacitor will reduce the ripple further.

Boost Inductor

The inductor has peak and average current decided by:

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_L}{2}$$

$$I_{LAVG} = \frac{I_O}{1 DD}$$

The inductor should be chosen to be able to handle this current. Furthermore, due to the fixed internal compensation, It is recommended that maximum inductance of $10\mu H$ and $15\mu H$ to be used in the 5V and 12V or higher output voltage, respectively.

The output diode has average current of I_O , and peak current the same as the inductor's peak current. Schottky diode is recommended and it should be able to handle those currents.

Output voltage ripple is the product of peak inductor current times the ESR of output capacitor. Low ESR capacitor is to be used to reduce the output ripple. The minimum out capacitance of $330\mu F$, $47\mu F$, and $33\mu F$ is recommended for 5V, 12V, and 16V for 600kHz switching frequency, respectively. For 1MHz switching frequency, $220\mu F$, $33\mu F$, and $22\mu F$ capacitor can be used for the output voltages. In addition to the voltage rating, the output capacitor should also be able to handle the rms current is given by:

$$I_{CORMS} = \sqrt{(1 \oplus D) \times \left(D + \frac{\Delta I_L^2}{I_{LAVG}^2} \times \frac{1}{12}\right)} \times I_{LAVG}$$

Feedback Resistor Network

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maxi-

mum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of $200k\Omega$ is recommended. The boost converter output voltage is determined by the following relationship:

$$V_{OUT} = \frac{R_8 + R_{10}}{R_{10}} \times V_{FBB}$$

Schottky Diode

Speed, forward voltage drop, and reverse current are the three most critical specifications for selecting the Schottky diode. The entire output current flows through the diode, so the diode average current is the same as the average load current and the peak current is the same as the inductor peak current. When selecting the diode, one must consider the forward voltage drop at the peak diode current. On the elantec demo board, MBRM120 is selected. Its forward voltage drop is 450mV at 1A forward current.

Output Capacitor

The EL7583C is specially compensated to be stable with capacitors which have a value of $10\mu F$ at the particular V_{OUT} being set. Also, output ripple voltage requirements also determine the minimum value and the type of capacitors. Output ripple voltage consists of two components - the voltage drop caused by the switching current though the ESR of the output capacitor and the charging and discharging of the output capacitor:

$$V_{RIPPLE} = I_{PEAK} \times ESR + \frac{V_{OUT} \cdot \mathbb{D} \, V_{IN}}{V_{OUT}} \times \frac{I_{OUT}}{C_{OUT} \times FREQ}$$

For low ESR ceramic capacitors, the output ripple is dominated by the charging/discharging of the output capacitor.

3-Channel DC:DC Converter


PRELIMINARY

Positive and Negative Charge Pump ($V_{\mbox{\scriptsize ON}}$ and $V_{\mbox{\scriptsize OFF}})$

The EL7583C contains two independent charge pumps, see charge pump block and connection diagram. The negative charge pump inverts the VDDCPN supply voltage and provides a regulated negative output voltage. The positive charge pump doubles the VDDCPP supply voltage and provides a regulated positive output voltage. The regulation of both the negative and positive charge

pumps is generated by the internal comparator that senses the output voltage and compares it with and internal reference. The switching frequency of the charge pump is set to ½ the boost converter switching frequency.

The pumps use pulse width modulation to adjust the pump period, depending on the load present. The pumps are short circuit-protected and can supply 15 mA to 80 mA for V_{DD} 6V to 15 V.



Positive Charge Pump Design Considerations

A single stage charge pump is shown above. The maximum V_{ON} output voltage is determined by the following equation:


$$\begin{split} &V_{ON}(max) \leq 2 \times VDDCPP \oplus I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) \oplus \\ &2 \times V_{DIODE} \oplus I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{CPP}} \oplus I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{OUT1}} \end{split}$$

If additional stage is required, the LX switching signal is recommended to drive the additional charge pump diodes. The drive impedance at the LX switching is typically 150m Ω . The figure on the next page illustrates an implementation for two-stage positive charge pump circuit.

where:

 R_{ONN} and R_{ONP} resistance values depend on the VDDCPP voltage levels. For 15V supply, R_{ON} is typically 30V. For 6V supply, R_{ON} is typically 40Ω

Two-Stage Positive Charge Pump Circuit



The maximum V_{ON} output voltage for N+1 stage charge pump is:

$$\begin{aligned} &V_{ON}(max) \leq 2 \times VDDCPP \oplus I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) \oplus 2 \times V_{DIODE} \oplus I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{CPP}} \oplus I_{OUT} \times \\ &\frac{1}{0.5 \times F_{SW} \times C_{OUT1}} + N \times V_{LX}(max) \oplus N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{OUT1}}\right) \end{aligned}$$

 R_4 and R_{12} set the V_{ON} output voltage:

$$V_{ON} = V_{FBCPP} \times \frac{R_4 + R_5}{R_5}$$


Negative Charge Pump Design Considerations

The criteria for the negative charge pump is similar to the positive charge pump. For a single stage charge pump, the maximum V_{OFF} output voltage is:

$$\begin{split} &V_{OFF}(max) \geq I_{OUT} \times 2 \times (R_{ONN} + R_{ONNP}) + 2 \times V_{DIODE} \oplus I_{OUT} \times \\ &\frac{1}{0.5 \times F_{SQ} \times C_{CPN}} \oplus I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{OUT2}} \oplus VDDCPN \end{split}$$

Similar to positive charge pump, if additional stage is required, the LX switching signal is recommended to drive the additional charge pump diodes. The figure on the next page shows a two stage negative charge pump circuit.

Two-Stage Negative Charge Pump Circuit



The maximum V_{OFF} output voltage for N+1 stage charge pump is:

$$\begin{aligned} & V_{OFF}(max) \geq I_{OUT} \times 2 \times (R_{ONN} + R_{ONNP}) + 2 \times V_{DIODE} \oplus I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{CPN}} \oplus I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{OUT2}} \oplus \\ & VDDCPN \oplus N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_{SW} \times C_{OUT2}}\right) \end{aligned}$$

R₂ and R₃ determine V_{OFF} output voltage:

$$V_{OFF} = -(V_{REF} \oplus V_{FBCPN}) \times \frac{R_2}{R_3}$$


PCB Layout Guidelines

Careful layout is critical in the successful operation of the application. The following layout guidelines are recommended to achieve optimum performance.

- V_{REF} and VDDB bypass capacitors should be placed next to the pins.
- Place the boost converter diode and inductor close to the LX pins.
- Place the boost converter output capacitor close to the PGND pins.
- Locate feedback dividers close to their respected feedback pins to avoid switching noise coupling into the high impedance node.

5. Place the charge pump feedback resistor network after the diode and output capacitor node to avoid switching noise; a demo board is available to illustrate the proper layout implementation.

Typical Application Circuit



^{*} MBRM120LT3

^{**} BAT54S

3-Channel DC:DC Converter

PRFI	1 A 4 I A	
PRFI	IN/IIIN	$I \Delta R V$

Effective May 15, 2002, Elantec, a leader in high performance analog products, is now a part of Intersil Corporation.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: 949-341-7000 FAX: 949-341-7123

Elantec 675 Trade Zone Blvd. Milpitas, CA 95035 TEL: 408-945-1323 800: 888-ELANTEC FAX: 408-945-9305

EUROPE

Intersil Europe Sarl Avenue William Fraisse 3 1006 Lausanne Switzerland TEL: +41-21-6140560 FAX: +41-21-6140579

ASIA

Intersil Corporation Unit 1804 18/F Guangdong Water Bldg. 83 Austin Road TST, Kowloon Hong Kong TEL: +852-2723-6339 FAX: +852-2730-1433