



128K X 36, 256K X 18, 3.3V
 SYNCHRONOUS SRAMS WITH
 2.5V I/O OPTION, PIPELINED OUTPUTS,
 BURST COUNTER,
 SINGLE CYCLE DESELECT

PRELIMINARY
 IDT71V2576
 IDT71V2578
 IDT71V3576
 IDT71V3578

FEATURES:

- 128K x 36, 256K x 18 memory configurations
- Supports high system speed:
 - 200MHz 3.1ns clock access time
 - 183MHz 3.3ns clock access time
 - 166MHz 3.5ns clock access time
 - 150MHz 3.8ns clock access time
 - 133MHz 4.2ns clock access time
- **LBO** input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (**GW**), byte write enable (**BWE**), and byte writes (**BWx**)
- 3.3V core power supply
- Power down controlled by ZZ input
- 2.5V or 3.3V I/O option
- Packaged in a JEDEC Standard 100-lead plastic thin quad flatpack (TQFP) and 119-lead ball grid array (BGA)

DESCRIPTION:

The IDT71Vx576/578 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71Vx576/578 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71Vx576/578 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (**ADV**=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the **LBO** input pin.

The IDT71Vx576/578 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-lead thin plastic quad flatpack (TQFP) as well as a 119-lead ball grid array (BGA).

PIN DESCRIPTION SUMMARY

A ₀ -A ₁₇	Address Inputs	Input	Synchronous
\overline{CE}	Chip Enable	Input	Synchronous
CS ₀ , \overline{CS}_1	Chip Selects	Input	Synchronous
\overline{OE}	Output Enable	Input	Asynchronous
\overline{GW}	Global Write Enable	Input	Synchronous
\overline{BWE}	Byte Write Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , $\overline{BW}_4^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
\overline{ADV}	Burst Address Advance	Input	Synchronous
\overline{ADSC}	Address Status (Cache Controller)	Input	Synchronous
\overline{ADSP}	Address Status (Processor)	Input	Synchronous
\overline{LBO}	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O ₀ -I/O ₃₁ , I/OP ₁ -I/OP ₄	Data Input / Output	I/O	Synchronous
V _{DD} , V _{DDQ}	Core Power, I/O Power	Supply	N/A
V _{SS}	Ground	Supply	N/A

4876 tbl 01

NOTE:

1. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71Vx578.

APRIL 1999

PIN DEFINITIONS⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low.
\overline{ADSC}	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. \overline{ADSC} is an active LOW input that is used to load the address registers with new addresses.
\overline{ADSP}	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. \overline{ADSP} is an active LOW input that is used to load the address registers with new addresses. \overline{ADSP} is gated by \overline{CE} .
\overline{ADV}	Burst Address Advance	I	LOW	Synchronous Address Advance. \overline{ADV} is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
\overline{BWE}	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW1}$ - $\overline{BW4}$. If \overline{BWE} is LOW at the rising edge of CLK then \overline{BWx} inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
$\overline{BW1}$ - $\overline{BW4}$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW1}$ controls I/O0-7, I/OP1, $\overline{BW2}$ controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
\overline{CE}	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CS_0 and \overline{CS}_1 to enable the IDT71Vx576/578. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS_0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS_0 is used with \overline{CE} and \overline{CS}_1 to enable the chip.
\overline{CS}_1	Chip Select 1	I	LOW	Synchronous active LOW chip select. \overline{CS}_1 is used with \overline{CE} and CS_0 to enable the chip.
\overline{GW}	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. \overline{GW} supersedes individual byte write enables.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
\overline{LBO}	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When \overline{LBO} is HIGH, the interleaved burst sequence is selected. When \overline{LBO} is LOW the Linear burst sequence is selected. \overline{LBO} is a static input and must not change state while the device is operating.
\overline{OE}	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
V _{DD}	Power Supply	N/A	N/A	3.3V core power supply.
V _{DDQ}	Power Supply	N/A	N/A	3.3V or 2.5V I/O Supply.
V _{SS}	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71Vx576/78 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

4876 tbl 02

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

FUNCTIONAL BLOCK DIAGRAM



4876 drw 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	V
V _{TERM} ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
V _{TERM} ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DDQ} +0.5	V
T _A	Operating Temperature	-0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	1.25	W
I _{OUT}	DC Output Current	50	mA

NOTES:

4876 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{DD} terminals only.
- V_{DDQ} terminals only.
- Input terminals only.
- I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.

CAPACITANCE(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	5	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

NOTE:

4876 tbl 07

- This parameter is guaranteed by device characterization, but not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	V _{SS}	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%
Commercial	0°C to +70°C	0V	3.3V±5%	V _{DD}

4876 tbl 04

RECOMMENDED DC OPERATING CONDITIONS WITH V_{DDQ} AT 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V _{DDQ}	I/O Supply Voltage	2.375	2.5	2.625	V
V _{SS}	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage - Inputs	1.7	—	V _{DD} +0.3	V
V _{IH}	Input High Voltage - I/O	1.7	—	V _{DDQ} +0.3 ⁽¹⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽²⁾	—	0.7	V

NOTES:

4876 tbl 05

- V_{IH} (max) = V_{DDQ} + 1.0V for pulse width less than t_{cyC/2}, once per cycle.
- V_{IL} (min) = -1.0V for pulse width less than t_{cyC/2}, once per cycle.

RECOMMENDED DC OPERATING CONDITIONS WITH V_{DDQ} AT 3.3V


Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V _{DDQ}	I/O Supply Voltage	3.135	3.3	3.465	V
V _{SS}	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage - Inputs	2.0	—	V _{DD} +0.3	V
V _{IH}	Input High Voltage - I/O	2.0	—	V _{DDQ} +0.3 ⁽¹⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽²⁾	—	0.8	V

NOTES:

4876 tbl 06

- V_{IH} (max) = V_{DDQ} + 1.0V for pulse width less than t_{cyC/2}, once per cycle.
- V_{IL} (min) = -1.0V for pulse width less than t_{cyC/2}, once per cycle.

PIN CONFIGURATION – 128K x 36 TQFP




4876 drw 02

TOP VIEW

NOTES:

1. Pins 14 does not have to be directly connected to VDD as long as the input voltage is $\geq V_{IH}$.
2. Pins 38 and 39 can be either NC or connected to Vss.

PIN CONFIGURATION – 256K x 18 TQFP



TOP VIEW

NOTES:

1. Pins 14 does not have to be directly connected to VDD as long as the input voltage is $\geq V_{IH}$.
2. Pins 38 and 39 can be either NC or connected to VSS.

PIN CONFIGURATION – 128K x 36 BGA^(1,2)

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	CS1	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	ADV	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/O0	I/OP1
R	NC	A5	LBO	VDD	VDD	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ

4876 drw 04

TOP VIEW

PIN CONFIGURATION – 256K x 18 BGA^(1,2)

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	CS1	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/O7	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O6
F	VDDQ	NC	VSS	OE	VSS	I/O5	VDDQ
G	NC	I/O10	BW2	ADV	VSS	NC	I/O4
H	I/O11	NC	VSS	GW	VSS	I/O3	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O2
L	I/O13	NC	VSS	NC	BW1	I/O1	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O0	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/OP1
R	NC	A5	LBO	VDD	VDD	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ

4876 drw 05

TOP VIEW

NOTES:

1. R5 does not have to be directly connected to VDD as long as the input voltage is $\geq V_{IH}$.
2. L4 and U4 can be either NC or connected to VSS.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{DD} = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{L} $	Input Leakage Current	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	5	μA
$ I_{LZZ} $	ZZ and \overline{LBO} Input Leakage Current ⁽¹⁾	$V_{DD} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD}$	—	30	μA
$ I_{LO} $	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{DDQ}, \text{ Device Deselected}$	—	5	μA
$V_{OL}(3.3V)$	Output Low Voltage	$I_{OL} = +8mA, V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}(3.3V)$	Output High Voltage	$I_{OH} = -8mA, V_{DD} = \text{Min.}$	2.4	—	V
$V_{OL}(2.5V)$	Output Low Voltage	$I_{OL} = +6mA, V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}(2.5V)$	Output High Voltage	$I_{OH} = -6mA, V_{DD} = \text{Min.}$	2.0	—	V

NOTE: 1. The \overline{LBO} pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ pin will be internally pulled to V_{SS} if not actively driven. 4876 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	Test Conditions	200MHz	183MHz	166MHz	150MHz	133MHz	Unit
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{IH} \text{ or } \leq V_{IL}, f = f_{MAX}^{(2)}$	360	340	320	295	250	mA
20	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = 0^{(2,3)}$	20	20	20	20	20	mA
130	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}, V_{IN} \geq V_{HD} \text{ or } \leq V_{LD}, f = f_{MAX}^{(2,3)}$	130	120	110	100	90	mA
20	Full Sleep Mode Supply Current	$ZZ \geq V_{HD}, V_{DD} = \text{Max.}$	20	20	20	20	20	mA

NOTES: 1. All values are maximum guaranteed values. 4876 tbl 09
 2. At $f = f_{MAX}$, inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$ while $\overline{ADSC} = \text{LOW}$; $f=0$ means no input lines are changing.
 3. For I/Os $V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V$. For other inputs $V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V$.

AC TEST CONDITIONS

($V_{DDQ} = 3.3V/2.5V$)

Input Pulse Levels	0 to 3V / 0 to V_{DDQ}
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V / ($V_{DDQ}/2$)
Output Timing Reference Levels	1.5V / ($V_{DDQ}/2$)
AC Test Load	See Figure 1

4876 tbl 10

AC TEST LOADS




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

SYNCHRONOUS TRUTH TABLE^(1,3)

Operation	Address Used	\overline{CE}	CS_0	\overline{CS}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{GW}	\overline{BWE}	\overline{BW}_x	\overline{OE} (2)	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	-	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	-	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	-	DOUT
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	-	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	-	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	-	DOUT
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	-	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	-	DIN
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	-	DIN
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	-	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	-	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	-	DOUT
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	-	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	-	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	-	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	-	DOUT
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	-	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	-	DIN
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	-	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	-	DIN
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	-	DIN
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	-	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	-	DOUT
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	-	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	-	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	-	DOUT
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	-	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	-	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	-	DIN

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{OE} is an asynchronous input.
3. ZZ = low for this table.

4876 tbl 11

SYNCHRONOUS WRITE FUNCTION TRUTH TABLE^(1, 2)

Operation	\overline{GW}	\overline{BWE}	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 ⁽³⁾	H	L	L	H	H	H
Write Byte 2 ⁽³⁾	H	L	H	L	H	H
Write Byte 3 ⁽³⁾	H	L	H	H	L	H
Write Byte 4 ⁽³⁾	H	L	H	H	H	L

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71Vx579.
3. Multiple bytes may be selected during the same cycle.

4876 tbl 12

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation ⁽²⁾	\overline{OE}	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

NOTES:

1. L = V_{IL} , H = V_{IH} , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

4876 tbl 13

INTERLEAVED BURST SEQUENCE TABLE ($\overline{LBO}=V_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

4876 tbl 14

LINEAR BURST SEQUENCE TABLE ($\overline{LBO}=V_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

4876 tbl 15

AC ELECTRICAL CHARACTERISTICS(V_{DD} = 3.3V ±5%, T_A = 0 to 70°C)


Symbol	Parameter	200MHz		183MHz		166MHz		150MHz		133MHz		Unit
		Min.	Max.									
t _{CYC}	Clock Cycle Time	5	—	5.5	—	6	—	6.7	—	7.5	—	ns
t _{CH} ⁽¹⁾	Clock High Pulse Width	2	—	2.2	—	2.4	—	2.6	—	3	—	ns
t _{CL} ⁽¹⁾	Clock Low Pulse Width	2	—	2.2	—	2.4	—	2.6	—	3	—	ns
Output Parameters												
t _{CD}	Clock High to Valid Data	—	3.1	—	3.3	—	3.5	—	3.8	—	4.2	ns
t _{CDC}	Clock High to Data Change	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{CLZ} ⁽²⁾	Clock High to Output Active	0	—	0	—	0	—	0	—	0	—	ns
t _{CHZ} ⁽²⁾	Clock High to Data High-Z	1.5	3.1	1.5	3.3	1.5	3.5	1.5	3.8	1.5	4.2	ns
t _{OE}	Output Enable Access Time	—	3.1	—	3.3	—	3.5	—	3.8	—	4.2	ns
t _{OLZ} ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	0	—	0	—	0	—	ns
t _{OHZ} ⁽²⁾	Output Enable High to Output High-Z	—	3.1	—	3.3	—	3.5	—	3.8	—	4.2	ns
Set Up Times												
t _{SA}	Address Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SS}	Address Status Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SD}	Data In Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SW}	Write Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SAV}	Address Advance Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
t _{SC}	Chip Enable/Select Setup Time	1.2	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
Hold Times												
t _{HA}	Address Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HS}	Address Status Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data In Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Write Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HAV}	Address Advance Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.4	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep												
t _{ZZPW}	ZZ Pulse Width	100	—	100	—	100	—	100	—	100	—	ns
t _{ZZR} ⁽³⁾	ZZ Recovery Time	100	—	100	—	100	—	100	—	100	—	ns
t _{CFG} ⁽⁴⁾	Configuration Set-up Time	20	—	22	—	24	—	27	—	30	—	ns

NOTES:

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the $\overline{\text{LBO}}$ input. $\overline{\text{LBO}}$ is a static input and must not change during normal operation.

4876tbl 16


TIMING WAVEFORM OF PIPELINED READ CYCLE^(1,2)



NOTES:

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc., where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. LBO is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


TIMING WAVEFORM OF COMBINED PIPELINED READ AND WRITE CYCLES^(1,2,3)



NOTES:

1. Device is selected through entire cycle: \overline{CE} and $\overline{CS1}$ are LOW, $\overline{CS0}$ is HIGH.
2. \overline{LBO} is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Az) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 - \overline{GW} CONTROLLED^(1,2,3)



NOTES:

1. BWE is HIGH and \overline{LBO} is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay. O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
3. CS0 timing transitions are identical but inverted to the \overline{CE} and $\overline{CS1}$ signals. For example, when \overline{CE} and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.


TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED^(1,2,3)



NOTES:

1. \overline{GW} is HIGH and \overline{LBO} is Don't Care for this cycle.
2. O1(Ax) represents the first output from the external address Ax. O1(Ay) represents the first output from the external address Ay. O2(Ay) represents the next to output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.


TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES^(1,2,3)



NOTES:

1. Device must power up in deselected Mode (\overline{CE} and \overline{CS}_1 are HIGH, CS_0 is LOW.)
2. LBO is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS_0 timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CS_0 is HIGH.

ORDERING INFORMATION



4876 dnw 13

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible products.



2975 Stender Way
Santa Clara, CA 95054

fax: 831-754-4547
www.idt.com

800-544-SRAM
SRAMHELP@IDT.COM

The IDT logo is a registered trademark of Integrated Device Technology, Inc.