

TC74HC259P/F

T-67-21-51

TC74HC259P/F 8-BIT ADDRESSABLE LATCH

The TC74HC259 is a high speed CMOS 8-BIT ADDRESSABLE LATCH fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The respective bits are controlled by A, B and C inputs. When CLEAR input is held "H" level and ENABLE (G) input is held "L" level, the data is written into the bit selected by A, B and C inputs, the other bits hold their previous conditions. When both of CLEAR input and ENABLE (G) input held "H" level, write of all bits is inhibited regardless of A, B and C input, and their previous conditions are held. When CLEAR input is held "L" level and ENABLE (G) input is held "H" level, all bits are reset to "L" level regardless of the other inputs. When both of CLEAR input and ENABLE (G) input held "L" level, all bits which isn't selected by A, B and C inputs are reset to "L" level. All inputs are equipped with protection circuits against static discharge or transient excess voltage.



FEATURES:

- High Speed $t_{pd}=15\text{ns}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS259

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

**PIN ASSIGNMENT**

TC74HC259P/F

T-67-21-51


TRUTH TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	\bar{G}			
H	L	D	Q ₁₀	ADDRESSABLE LATCH
H	H	Q ₁₀	Q ₁₀	MEMORY
L	L	D	L	8-LINE DEMULTIPLEXER
L	H	L	L	CLEAR ALL BITS TO "L"

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	Q ₀
L	L	H	Q ₁
L	H	L	Q ₂
L	H	H	Q ₃
H	L	L	Q ₄
H	L	H	Q ₅
H	H	L	Q ₆
H	H	H	Q ₇

D : THE LEVEL AT THE DATA INPUT
 Q_{i0} : THE LEVEL BEFORE THE INDICATED
 STEADY-STATE INPUT CONDITIONS
 WERE ESTABLISHED, ($i=0,1,\dots,7$).

LOGIC DIAGRAM




TC74HC259P/F

T-67-21-51

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V
			4.5	3.15	-	-	3.15	-	
			6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V
			4.5	-	-	1.35	-	1.35	
			6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	V
			I _{OH} =-4mA	4.5	4.4	4.5	-	4.4	
		V _{IN} =V _{IH} or V _{IL}	I _{OH} =-5.2mA	6.0	5.9	6.0	-	5.9	
			I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	V
			I _{OL} =4mA	4.5	-	0.0	0.1	-	
		V _{IN} =V _{IH} or V _{IL}	I _{OL} =5.2mA	6.0	-	0.0	0.1	-	
			I _{OL} =5.2mA	6.0	-	0.17	0.26	-	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0	

TC74HC259P/F

T-67-21-51






AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH}		2.0	-	30	75	-	95	ns
	t_{THL}		4.5	-	8	15	-	19	
	t_{THL}		6.0	-	7	13	-	16	
Propagation Delay Time (DATA - Q)	t_{pLH}		2.0	-	64	130	-	165	
	t_{pHL}		4.5	-	16	26	-	33	
	t_{pHL}		6.0	-	14	22	-	28	
Propagation Delay Time (A, B, C - Q)	t_{pLH}		2.0	-	96	190	-	240	
	t_{pHL}		4.5	-	24	38	-	48	
	t_{pHL}		6.0	-	21	32	-	41	
Propagation Delay Time (\bar{G} - Q)	t_{pLH}		2.0	-	84	165	-	205	
	t_{pHL}		4.5	-	21	33	-	41	
	t_{pHL}		6.0	-	18	28	-	35	
Propagation Delay Time (CLEAR - Q)	t_{pHL}		2.0	-	68	135	-	170	
	t_{pHL}		4.5	-	17	27	-	34	
	t_{pHL}		6.0	-	15	23	-	29	
Minimum Pulse Width (\bar{G})	$t_w(L)$		2.0	-	30	75	-	95	
	$t_w(L)$		4.5	-	8	15	-	19	
	$t_w(L)$		6.0	-	7	13	-	16	
Minimum Pulse Width (CLEAR)	$t_w(L)$		2.0	-	30	75	-	95	
	$t_w(L)$		4.5	-	8	15	-	19	
	$t_w(L)$		6.0	-	7	13	-	16	
Minimum Set-up Time (DATA)	t_s		2.0	-	10	50	-	65	
	t_s		4.5	-	3	10	-	13	
	t_s		6.0	-	3	9	-	11	
Minimum Set-up Time (A, B, C)	t_s		2.0	-	-	25	-	30	
	t_s		4.5	-	-	5	-	6	
	t_s		6.0	-	-	5	-	5	
Minimum Hold Time (DATA)	t_h		2.0	-	10	25	-	30	
	t_h		4.5	-	2	5	-	6	
	t_h		6.0	-	2	5	-	5	
Minimum Hold Time (A, B, C)	t_h		2.0	-	-	0	-	0	
	t_h		4.5	-	-	0	-	0	
	t_h		6.0	-	-	0	-	0	
Input Capacitance	C_{IN}		-	5	10	-	10		pF
Power Dissipation Capacitance	$C_{PD(1)}$		-	32	-	-	-		

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM

WAVEFORM 1. ($\bar{G}=L$, $\bar{CLR}=H$, A~C=STABLE)WAVEFORM 2. ($\bar{G}=L$)WAVEFORM 3. ($\bar{CLR}=H$, A~C=STABLE)WAVEFORM 4. ($D=H$, A~C=STABLE)WAVEFORM 5. ($\bar{CLR}=H$)

TC74HC259P/F

T-67-21-51

I_{CC}(opr.) TEST CIRCUIT