

# TC74HC259P/F

T-67-21-51

## TC74HC259P/F 8-BIT ADDRESSABLE LATCH

The TC74HC259 is a high speed CMOS 8-BIT ADDRESSABLE LATCH fabricated with silicon gate C<sup>2</sup>MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The respective bits are controlled by A, B and C inputs. When  $\overline{\text{CLEAR}}$  input is held "H" level and  $\overline{\text{ENABLE}}$  (G) input is held "L" level, the data is written into the bit selected by A, B and C inputs, the other bits hold their previous conditions. When both of  $\overline{\text{CLEAR}}$  input and  $\overline{\text{ENABLE}}$ (G) input held "H" level, write of all bits is inhibited regardless of A, B and C input, and their previous conditions are held. When  $\overline{\text{CLEAR}}$  input is held "L" level and  $\overline{\text{ENABLE}}$  (G) input is held "H" level, all bits are reset to "L" level regardless of the other inputs. When both of  $\overline{\text{CLEAR}}$  input and  $\overline{\text{ENABLE}}$  (G) input held "L" level, all bits which isn't selected by A, B and C inputs are reset to "L" level. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


### FEATURES:

- High Speed .....  $t_{pd}=15\text{ns}$ (Typ.) at  $V_{CC}=5\text{V}$
- Low Power Dissipation .....  $I_{CC}=4\mu\text{A}$ (max.) at  $T_a=25^\circ\text{C}$
- High Noise Immunity .....  $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability ..... 10 LSTTL Loads
- Symmetrical Output Impedance .....  $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays .....  $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range .....  $V_{CC}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS259


### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±20	mA
DC Output Current	$I_{OUT}$	±25	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	±50	mA
Power Dissipation	$P_D$	500(DIP)* 180(MFP)	mW
Storage Temperature	$T_{stg}$	-65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\* 500mW in the range of  $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$  and from  $T_a=65^\circ\text{C}$  up to  $85^\circ\text{C}$  derating factor of  $-10\text{mW}/^\circ\text{C}$  shall be applied until 300mW.



### PIN ASSIGNMENT



TC74HC259P/F

T-67-21-51


TRUTH TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	$\bar{G}$			
H	L	D	Q <sub>i0</sub>	ADDRESSABLE LATCH
H	H	Q <sub>i0</sub>	Q <sub>i0</sub>	MEMORY
L	L	D	L	8-LINE DEMULTIPLEXER
L	H	L	L	CLEAR ALL BITS TO 'L'

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	Q <sub>0</sub>
L	L	H	Q <sub>1</sub>
L	H	L	Q <sub>2</sub>
L	H	H	Q <sub>3</sub>
H	L	L	Q <sub>4</sub>
H	L	H	Q <sub>5</sub>
H	H	L	Q <sub>6</sub>
H	H	H	Q <sub>7</sub>

D : THE LEVEL AT THE DATA INPUT  
 Q<sub>i0</sub> : THE LEVEL BEFORE THE INDICATED STEADY-STATE INPUT CONDITIONS WERE ESTABLISHED, (i=0,1,.....,7).

LOGIC DIAGRAM




## TC74HC259P/F

T-67-21-51

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V <sub>CC</sub>	2 ~ 6	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0 ~ 1000 (V <sub>CC</sub> =2.0V) 0 ~ 500 (V <sub>CC</sub> =4.5V) 0 ~ 400 (V <sub>CC</sub> =6.0V)	ns

INPUT and OUTPUT  
EQUIVALENT CIRCUIT

## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	T <sub>a</sub> =25°C			T <sub>a</sub> =-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V <sub>IH</sub>		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V <sub>IL</sub>		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =-20μA	2.0	1.9	2.0	-	1.9	-	V
			I <sub>OH</sub> =-4mA	4.5	4.4	4.5	-	4.4	-	
			I <sub>OH</sub> =-5.2mA	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	2.0	-	0.0	0.1	-	0.1	V
			I <sub>OL</sub> =4mA	4.5	-	0.0	0.1	-	0.1	
			I <sub>OL</sub> =5.2mA	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	-	-	4.0	-	40.0		

## TC74HC259P/F

T-67-21-51

AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub>=50pF, Input t<sub>r</sub>=t<sub>f</sub>=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C						Ta=-40~85°C		UNIT
			V <sub>CC</sub>	MIN.	TYP.	MAX.	MIN.	MAX.			
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>		2.0	-	30	75	-	95	ns		
			4.5	-	8	15	-	19			
			6.0	-	7	13	-	16			
Propagation Delay Time (DATA - Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	64	130	-	165	ns		
			4.5	-	16	26	-	33			
			6.0	-	14	22	-	28			
Propagation Delay Time (A, B, C - Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	96	190	-	240	ns		
			4.5	-	24	38	-	48			
			6.0	-	21	32	-	41			
Propagation Delay Time ( $\bar{G}$ - Q)	t <sub>pLH</sub> t <sub>pHL</sub>		2.0	-	84	165	-	205	ns		
			4.5	-	21	33	-	41			
			6.0	-	18	28	-	35			
Propagation Delay Time ( $\overline{\text{CLEAR}}$ - Q)	t <sub>pHL</sub>		2.0	-	68	135	-	170	ns		
			4.5	-	17	27	-	34			
			6.0	-	15	23	-	29			
Minimum Pulse Width ( $\bar{G}$ )	t <sub>w(L)</sub>		2.0	-	30	75	-	95	ns		
			4.5	-	8	15	-	19			
			6.0	-	7	13	-	16			
Minimum Pulse Width ( $\overline{\text{CLEAR}}$ )	t <sub>w(L)</sub>		2.0	-	30	75	-	95	ns		
			4.5	-	8	15	-	19			
			6.0	-	7	13	-	16			
Minimum Set-up Time (DATA)	t <sub>s</sub>		2.0	-	10	50	-	65	ns		
			4.5	-	3	10	-	13			
			6.0	-	3	9	-	11			
Minimum Set-up Time (A, B, C)	t <sub>s</sub>		2.0	-	-	25	-	30	ns		
			4.5	-	-	5	-	6			
			6.0	-	-	5	-	5			
Minimum Hold Time (DATA)	t <sub>h</sub>		2.0	-	10	25	-	30	ns		
			4.5	-	2	5	-	6			
			6.0	-	2	5	-	5			
Minimum Hold Time (A, B, C)	t <sub>h</sub>		2.0	-	-	0	-	0	ns		
			4.5	-	-	0	-	0			
			6.0	-	-	0	-	0			
Input Capacitance	C <sub>IN</sub>		-	5	10	-	10	pF			
Power Dissipation Capacitance	C <sub>PD(1)</sub>		-	32	-	-	-	pF			

Note (1): C<sub>PD</sub> is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC259P/F


T-67-21-51

SWITCHING CHARACTERISTICS TEST WAVEFORM


WAVEFORM 1. ( $\bar{G}=L, \overline{CLR}=H, A\sim C=STABLE$ )




WAVEFORM 2. ( $\bar{G}=L$ )




WAVEFORM 3. ( $\overline{CLR}=H, A\sim C=STABLE$ )



WAVEFORM 4. ( $D=H, A\sim C=STABLE$ )



WAVEFORM 5. ( $\overline{CLR}=H$ )



TC74HC259P/F

T-67-21-51

$I_{CC(Oper.)}$  TEST CIRCUIT

