

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



54161/DM54161A/DM74161A DM54163A/DM74163A Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 161A and 163A are 4-bit binary counters. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flipflops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous. setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable input. Low-to-high transitions at the load input of the 161A and 163A are perfectly acceptable, regardless of the logic levels on the clock or enable inputs. The clear function for the 161A is asynchronous; and a low level at the clear input sets all four of the flip-flop outputs low, regardless of the levels of clock, load, or enable inputs. The clear function for the 163A is synchronous; and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all low outputs. Low-to-high transitions at the clear input of the 163A are also permissible, regardless of the logic levels on the clock, enable, or load inputs.


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Highto-low-level transitions at the enable P or T inputs of the 161A through 163A may occur, regardless of the logic level on the clock.

Features

- Synchronously programmable
- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Alternate Military/Aerospace device (54161) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-In-Line Package



Order Number 54161DMQB, 54161FMQB, DM54161AJ, DM54161AW, DM54163AJ, DM54163AW, DM74161AN or DM74163AN See NS Package Number J16A, N16E or W16A

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

 Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM54161A and 163A		DM74161A and 163A			Units	
			Min	Nom	Max	Min	Nom	Max	VIIILS
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input \	/oltage			0.8			0.8	V
Юн	High Level Outpu	t Current		_	-0.8			-0.8	mA
loL	Low Level Output	t Current			16			16	mA
fCLK	Clock Frequency	(Note 6)	0		25	0		25	MHz
tw	Pulse Width (Note 6)	Clock	25			25			ns
		Clear	20			20			
^t su	Setup Time (Note 6)	Data	20			20			ns .
		Enable P	34			34			
		Load	25			25			
		Clear (Note 5)	20			20			
t _H	Hold Time (Note 6)		0			0			ns
TA	Free Air Operatin	g Temperature	-55		125	0		70	°C

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions $V_{CC} = Min, I_1 = -12 \text{ mA}$		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage					-1.5	>
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
l _l	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V				1	mA
I _{IH}	High Level Input Current	V _{CC} = Max	Enable T		80	80	
		V _i = 2.4V	Clock			80	μΑ
			Others			40	
IIL	Low Level Input Current	V _{CC} = Max	Enable T			-3.2	
		V ₁ = 0.4V	Clock			-3.2	mA.
			Others			-1.6	1

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
los	Short Circuit Output Current	V _{CC} = Max	V _{CC} = Max DM54 -20		-57	mA	
		(Note 2)	DM74	-20		-57] ""
ГССН	Supply Current with Outputs High	V _{CC} = Max (Note 3)	DM54		59	85	- mA
			DM74		59	94	
ICCL	Supply Current with Outputs Low	V _{CC} = Max (Note 4)	DM54		63	91	mA
			DM74		63	101	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CCH} is measured with the LOAD high, then again with the LOAD low, with all inputs high and all outputs open.

Note 4: ICCL is measured with the CLOCK high, then again with the CLOCK input low, with all inputs low and all outputs open.


Note 5: Applies to '163A which has synchronous clear inputs.


Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
Oymboi	r ai binetoi	To (Output)	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Ripple Carry		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Ripple Carry		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock (Load High) to Q	_	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock (Load High) to Q		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock (Load Low) to Q		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock (Load Low) to Q		32	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Enable T to Ripple Carry		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Enable T to Ripple Carry		16	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear (Note 7) to Q		36	ns


Note 7: Propagation delay for clearing is measured from the clear input for the 161A or from the clock input transition for the 163A.






Logic Diagrams (Continued)





TL/F/6551-6

Parameter Measurement Information




Note A: The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{OUT} \approx 50\Omega$. For 161A and 163A, $t_r \leq$ 10 ns, $t_f \leq$ 10 ns. Vary PRR to measure t_{MAX} .

Note B: Outputs Q_D and carry are tested at t_{n+16} for 161A, 163A where t_n is the bit time when all outputs are low.

Note C: For 161A and 163A, $V_{REF} = 1.5V$.

Parameter Measurement Information (Continued)



TL/F/6551-7

Note A: The input pulses are supplied by generators having the following characteristics: PRR \le 1 MHz, duty cycle \le 50%, $Z_{OUT} \approx 50\Omega$. For 161A and 163A, $t_r \le$ 10 ns, $t_f \le$ 10 ns. Vary PRR to measure f_{MAX} .

Note B: Enable P and enable T setup times are measured at t_{n+0} .

Note C: For 161A and 163A, $V_{REF} = 1.5V$.