Am29C841A/Am29C843A

High-Performance CMOS Bus Interface Latches


PRELIMINARY

DISTINCTIVE CHARACTERISTICS


- · High-speed parallel latches
- D-Y propagation delay = 5 ns typical
- Low standby power
- · Very high output drive
 - IOL = 48 mA Commercial, 32 mA Military
- JEDEC FCT-compatible specs
- Extra-wide (9- and 10-bit) data paths
- Proprietary edge-rate controlled outputs
- Power-up/down disable circuit provides for glitch-free power supply sequencing

BLOCK DIAGRAMS

Am29C841A



Am29C843A



27

Publication # Rev. Amendmen
11230 A /0
Issue Date: November 1988

GENERAL DESCRIPTION

The Am29C841A and Am29C843A CMOS Bus Interface Latches are designed to eliminate the extra devices required to buffer stand alone latches and to provide extra data width for wider address/data paths or buses carrying parity. The Am29C800A latches are produced with AMD's exclusive CS11SA CMOS process, and feature typical propagation delays of 5 ns, as well as an output current drive of 48 mA.

The Am29C841A is a buffered, 10-bit version of the popular '373 function. The Am29C843A is a 9-bit buffered latch with Preset (PRE) and Clear (CLR) — ideal for parity bus interfacing in high-performance microprogrammed systems.

The Am29C841A and Am29C843A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce). By controlling the output transient currents, ground bounce and ouput ringing

have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a non-controlled output.


Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuitry provices for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C841A and Am29C843A are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatbacks.

*For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A).


CONNECTION DIAGRAMS Top View Am29C841A DIPs* LCC** 5 ဝိ 180 ŌE [Vcc 00 (23 3 28 27 D_2 D, [22 D₂ D_3 24 21 D₃ 20 D₄ D4 [19 NC NC 22 D₅ [18 D₅ D₆ 17 D₆ 20 🗖 D₇ [16 D₈ 10 15 D₇ 13 16 17 11 Dg [14 12 LΕ GND 13 QNS <u>چ</u> CD001380 CD001390 Am29C843A




- * Also available in 24-Pin Flatpack and Small Outline package; pinout identical to DIPs.
- **Also available in 28-Pin PLCC; pinout identical to LCC.

LOGIC SYMBOLS

Am29C841A



Am29C843A



FUNCTION TABLES

Am29C841A

Inputs		Internal	Outputs		
ŌĒ	LE	Di	ā,	Yi	Function
н	Х	Х	Х	Z	Hi-Z
Н	Н	L	Н	Z	Hi-Z
Н	Н	Н	L	Z	Hi-Z
н	L	х	NC	Z	Latched (Hi-Z)
L	н	L	н	L	Transparent
L	Н	Н	L	Н	Transparent
L	L	Х	NC	NC	Latched

Am29C843A

	Inputs					Outputs	
CLR	PRE	ŌĒ	LE	Di	Qi	Yı	Function
н	н	н	Х	Х	×	Z	Hi-Z
Н	н	Н	Н	Н	L	Z	Hi-Z
Н	Н	Н	Н	L	Н	Z	Hi-Z
н	Н	н	L	х	NC	Z	Latched (Hi-Z)
Н	Н	L	Н	Н	L	Н	Transparent
Н	H	L	Н	L	Н	L	Transparent
Н	Н	L	L	X	NC	NC	Latched
н	L	L	Х	Х	L	н	Preset
L	н	L	Х	Х	н	L	Clear
L	L	L	Х	X	H	H	Preset
L	н	Н	L	Х	L	z	Latched (Hi-Z)
Н	L	н	L	х	L	z	Latched (Hi-Z)

H = HIGH L = LOW

X = Don't Care


NC = No Change Z = High Impedance

ORDERING INFORMATION

Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **a. Device Number**

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations							
AM29C841A	PC, PCB, SC, JC,						
AM29C843A	LC						

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations						
AM29C841A	/BLA, /BKA, /B3A					
AM29C843A	/ DLA, / DNA, / D3A					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29C841A/Am29C843A

D_i Data Inputs (Input)

Di are the latch data inputs.

Yi Data Outputs (Output)

Yi are the three state data outputs.

LE Latch Enable (Input, Active HIGH)

The latches are transparent when LE is HIGH. Input data is latched on a HIGH-to-LOW transition.

OE Output Enable (Input, Active LOW)

When \overrightarrow{OE} is LOW, the latch data is passed to the Y_i outputs. When \overrightarrow{OE} is HIGH, the Y_i outputs are in the high impedance state.

Am29C843A Only

PRE Preset (Input, Active LOW)

When PRE is LOW, the outputs are HIGH if OE is LOW. PRE overrides the CLR pin. PRE will set the latch independent of the state of OE.

CLR Clear (Input, Active LOW)

When CLR is LOW, the internal latch is cleared. When CLR is LOW, the outputs are LOW if OE is LOW and PRE is HIGH. When CLR is HIGH, data can be entered into the latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Supply Voltage to Ground Potential
Continuous0.5 V to +6 V
DC Output Voltage0.5 V to +6 V
DC Input Voltage0.5 V to +6 V
DC Output Diode Current: Into Output+50 mA
Out of Output – 50 mA
DC Input Diode Current: Into Input +20 mA
Out of Input20 mA
DC Output Current per Pin: ISINK+70 mA
ISOURCE30 mA
Total DC Ground Current .(n x loL + m x lccT) mA (Note 1)
Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1)

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	
Military (M) Devices	
Temperature (TA)	55 to +125°C
Supply Voltage (V _{CC})	. +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions			Min.	Max.	Units
Voн	VOH Output HIGH Voltage		V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} I _{OH} = -15 mA				Volts
VOL	Output LOW Voltage	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{II}				0.5 0.5	Volts Volts
VIH	Input HIGH Voltage	Guaranteed Input Lo	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 2)			0.5	Volts
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs (Note 2)				0.8	Volts
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I _{IN} = -	V _{CC} = 4.5 V, I _{IN} = -18 mA			-1.2	Volts
	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0	V _{CC} = 5.5 V, V _{IN} = GND			-10	μΑ
l _{IL}	Input LOW Current	V _{CC} = 5.5 V, V _{IN} = 0.4 V				-5	
1.	Input HIGH Current	V _{CC} = 5.5 V, V _{IN} = 2.7 V				5	5 10 μA
ήн	input High Current	V _{CC} = 5.5 V, V _{IN} = 5.5 V				10	
lozh	Output Off-State Current	V _{CC} = 5.5 V, V ₀ = 5.	V _{CC} = 5.5 V, V ₀ = 5.5 V or 2.7 V (Note 3)			+10	μΑ
lozL	(High Impedance)	$V_{CC} = 5.5 \text{ V}, V_0 = 0$.4 V or GND (Note	3)		-10	μΑ
Jsc	Output Short-Circuit Current	$V_{CC} = 5.5 \text{ V}, V_0 = 0$	V (Note 4)		~60		mA
lana			V _{IN} = V _{CC} or	MIL		1.5	mA
Icco		V _{CC} = 5.5 V	GND	COM'L		1.2	1 IIIA
	Static Supply Current	Outputs Open		Data Input		1.5	
CCT			V _{IN} = 3.4 V	OE, PRE, CLR, LE		3.0	mA/Bit
(ccp†	Dynamic Supply Current	V _{CC} = 5.5 V (Note 5)				275	μΑ/MHz/ Bit

Notes: 1. n = number of outputs, m = number of inputs.

Input thresholds are tested in combination with other DC parameters or by correlation.
 Off-state currents are only tested at worst-case conditions of V_{QUT} = 5.5 V or 0.0 V.

Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
 Measured at a frequency ≤ 10 MHz with 50% duty cycle.

† Not included in Group A tests.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			COMMERCIAL		MILITARY		
Parameter Symbol	Parameter Description	Test Conditions*	Min.	Max.	Min.	Max.	Units
^t PLH				7.5		8.5	ns
t _{PHL}	Data (Di) to Output Y; (LE = HIGH) (N	lote 1)		7.5		8.5	ns
ts	Data to LE Setup Time		2.5		2.5		ns
tH	Data to LE Hold Time		2.5		2.5		ns
t _{PLH}	Latch Enable (LE) to Yi			8		9	ns
t _{PHL}				8		9	ns
t _{PLH}	Propagation Delay,			9		11	ns
t _{PHL}	Preset to Yi			9		11	ns
[†] REC	Preset (PRE _) to LE Setup Time		4		4		ns
tpLH	Propagation Delay,	C _L = 50 pF		11		12	ns
ţPHL	Clear to Yi	$C_{L} = 50 \text{ pF}$ $R_{1} = 500 \Omega$ $R_{2} = 500 \Omega$		11		12	ns
t _{REC}	Clear (CLR _) to LE Setup Time		3		3		ns
tpwH	LE Pulse Width H	IGH .	4		4		ns
tpWL	Preset Pulse Width L0	ow	4		4		ns
^t PWL	Clear Pulse Width LC	WC	4		4		ns
^t zн	Output Enable Time OE L to Yi			9		9.5	ns
tzL	Output Enable Time OE 1 to 1;			9		9.5	ns
tHZ	Output Disable Time OE _ to Yi			8		8.5	ns
tLZ	Output Disable Time OE _ 10 Yi			8	T	8.5	ns

^{*}See Test Circuit and Waveforms.

Notes: 1. For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (PID #10181A)