



SGLS278A - DECEMBER 2004 - REVISED JANUARY 2005

3.3-V RS-485 TRANSCEIVERS

FEATURES

- Controlled Baseline

 One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of Up to -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree⁽¹⁾
- Operates With a 3.3-V Supply
- Bus-Pin ESD Protection Exceeds 16 kV HBM
- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Optional Driver Output Transition Times for Signaling Rates[†] of 1 Mbps, 10 Mbps, and 25 Mbps
- Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A
- Bus-Pin Short Circuit Protection From –7 V to 12 V
- Low-Current Standby Mode . . . 1 μA Typical
- Open-Circuit, Idle-Bus, and Shorted-Bus Failsafe Receiver
- Thermal Shutdown Protection
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- SN75176 Footprint
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

- Digital Motor Control
- Utility Meters
- Chassis-to-Chassis Interconnects
- Electronic Security Stations
- Industrial Process Control
- Building Automation
- Point-of-Sale (POS) Terminals and Networks

DESCRIPTION

The SN65HVD10, SN65HVD11, and SN65HVD12 combine a 3-state differential line driver and differential input line receiver that operate with a single 3.3-V power supply. They are designed for balanced transmission lines and meet or exceed ANSI standard TIA/EIA-485-A and ISO 8482:1993. These differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The drivers and receivers have active-high and active-low enables respectively, that can be externally connected together to function as direction control. Low device standby supply current can be achieved by disabling the driver and the receiver.

The driver differential outputs and receiver differential inputs connect internally to form a differential input/ output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for party-line applications.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†]The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

SGLS278A - DECEMBER 2004 - REVISED JANUARY 2005





FRUMENTS

www.ti.com

ORDERING INFORMATION

		-	PACKAGE	
SIGNALING RATE	NALING RATE UNIT LOADS IA		SOIC(1)	SOIC MARKING
25 Mbps	1/2	1000 to 10500	SN65HVD10QDREP	V10QEP
10 Mbps	1/8	-40°C to 125°C	SN65HVD11QDREP ⁽²⁾	V11QEP
1 Mbps	1/8	-40°C to 85°C	SN65HVD12IDREP	V12IEP

(1) The D package is taped and reeled as indicated by the R suffix to the part number (i.e., SN65HVD10QDREP).
 (2) Product Preview.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾ (2)

			SN65HVD10-EP SN65HVD11-EP SN65HVD12-EP
Supply voltage range, V_{CC}			–0.3 V to 6 V
Voltage range at A or B			–9 V to 14 V
Input voltage range at D, DE, R, or RE			-0.5 V to V _{CC} + 0.5 V
Voltage input range, transient pulse, A and B, through 100 Ω (see Figure 11)			–50 V to 50 V
	11, 11, 11, 11, 11, 11, 11, 11, 11, 11,	A, B, and GND	16 kV
Electrostatic discharge	Human body model(3)	All pins	4 kV
	Charged-device model ⁽⁴⁾	All pins Charge	1 kV
Continuous total power dissipati	ion		See Dissipation Rating Table
Junction temperature, TJ			170°C
Storage temperature range, T _{Stg}			–65°C to 150°C
Lead temperature 1,6 mm (1/16	inch) from case for 10 seconds		260°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

PACKAGE DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D(2)	597 mW	4.97 mW/°C	373 mW	298 mW	100 mW
D(3)	990 mW	8.26 mW/°C	620 mW	496 mW	165 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) Tested in accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

(3) Tested in accordance with the High-K thermal metric definitions of EIA/JESD51-7.





NOTE: Long-term high temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See Figure 1 for additional information on thermal derating.

Figure 1. Estimated Device Life based Kirkendall Voiding Failure Mode

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3		3.6	V
Voltage at any bus terminal (separately or common mode) VI or VIC		_7(1)		12	V
High-level input voltage, VIH	D, DE, RE	2		VCC	V
Low-level input voltage, VIL	D, DE, RE	0		0.8	V
Differential input voltage, VID (see Figure 8)		-12		12	V
	Driver	-60			
High-level output current, IOH	Receiver	-8			mA
	Driver			60	
Low-level output current, IOL	Receiver			8	mA
Differential load resistance, RL		54	60		Ω
Differential load capacitance, CL			50		pF
	HVD10			25	
Signaling rate	HVD11			10	Mbps
	HVD12			1	
Junction temperature, $T_J^{(2)}$				145	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
 (2) See thermal characteristics table for information regarding this specification.

SGLS278A – DECEMBER 2004 – REVISED JANUARY 2005



DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TES	TEST CONDITIONS		ТҮР(1)	MAX	UNIT	
VIK	Input clamp voltage		Ij = -18 mA		-1.5			V
			IO = 0		2		VCC	
IVod	Differential output voltage ⁽²⁾		R _L = 54 Ω, See	Figure 2	1.5			V
			V _{test} = -7 V to 12 V, See Figure 3		1.5			
	Change in magnitude of differential output voltage	ut	See Figure 2 an	nd Figure 3	-0.2		0.2	V
VOC(PP)	Peak-to-peak common-mode output volta	age				400		mV
VOC(SS)	Steady-state common-mode output volta	age	Soo Eiguro 4		1.4		2.5	V
ΔVOC(SS)	Change in steady-state common-mode o voltage	output	See Figure 4		-0.05		0.05	V
IOZ	High-impedance output current		See receiver inp	out currents				
1.		D			-100		0	
I	input current	DE			0		100	μΑ
los	Short-circuit output current		$-7~V \le V_O \le 12$	V	-250		250	mA
C _(OD)	Differential output capacitance		$V_{OD} = 0.4 \sin(4)$	4E6πt) + 0.5 V, DE at 0 V		16		pF
			RE at V _{CC} , D and DE at V _{CC,} No load	Receiver disabled and driver enabled		9	15.5	mA
ICC	Supply current		RE at V _{CC} , D at V _{CC} , DE at 0 V, No load	Receiver disabled and driver disabled (standby)		1	5	μΑ
			RE at 0 V, D and DE at V _{CC} , No load	Receiver enabled and driver enabled		9	15.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply. (2) For $T_A > 85$ °C, V_{CC} is ±5%.



DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	ТҮР(1)	MAX	UNIT
		HVD10		5	8.5	16	
^t PLH	Propagation delay time, low-to-high level output	HVD11		18	25	40	ns
		HVD12		135	200	330	
		HVD10		5	8.5	16	
^t PHL	Propagation delay time, high-to-low level output	HVD11		18	25	40	ns
		HVD12	-	135	200	330	
	HVD10	3	4.5	11.5			
tr	Differential output signal rise time	HVD11	$R_L = 54 \Omega$, $C_L = 50 pF$,	10	20	30	ns
		HVD12		100	170	330	
		HVD10		3	4.5	11.5	
tf	Differential output signal fall time	HVD11	-	10	20	30	ns
		HVD12		100	170	330	
		HVD10				1.5	
^t sk(p)	Pulse skew (tpHL - tpLH)	HVD11				2.5	ns
0.(0)		HVD12				9	
		HVD10				6	
$t_{sk(pp)}(2)$	Part-to-part skew	HVD11				11	ns
		HVD12	_			100	1
		HVD10				33	
^t PZH	Propagation delay time, high impedance-to-high	HVD11				55	ns
		HVD12	$R_{I} = 110 \Omega$, RE at 0 V,			320	
		HVD10	See Figure 6			26	
^t PHZ	Propagation delay time, high	HVD11		55			ns
	lever-to-nigh-impedance output	HVD12				320	
		HVD10				26	
^t PZL	Propagation delay time, high	HVD11				55	ns
	impedance-to-low-level output	HVD12	$R_{I} = 110 \Omega$, RE at 0 V,			320	
		HVD10	See Figure 7			26	
tpi 7	Propagation delay time, low	HVD11			75		ns
	leverto-nigh-impedance output	HVD12				420	
^t PZH	Propagation delay time, standby-to-high-level output	ıt	$R_L = 110 \Omega$, \overline{RE} at 3 V, See Figure 6			6	μs
^t PZL	Propagation delay time, standby-to-low-level output	t	R _L = 110 Ω, \overline{RE} at 3 V, See Figure 7			6	μs

(1) All typical values are at 25°C and with a 3.3-V supply.
 (2) t_{Sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	PARAMETER TEST CONDITIONS		MIN	ТҮР(1)	MAX	UNIT	
VIT+	Positive-going input threshold voltage	$I_{O} = -8 \text{ mA}$					-0.01	
VIT-	Negative-going input threshold voltage	I _O = 8 mA			-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} _)					35		mV
VIK	Enable-input clamp voltage	Ij = -18 mA			-1.5			V
VOH	High-level output voltage	V _{ID} = 200 mV,	I _{OH} = -8 mA,	See Figure 8	2.4			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I _{OL} = 8 mA,	See Figure 8			0.4	V
loz	High-impedance-state output current	AO = 0 or ACC	RE at V _{CC}		-1		1	μΑ
		$V_A \text{ or } V_B = 12 \text{ V}$				0.05	0.11	
		$V_A \text{ or } V_B = 12 \text{ V},$	Λ CC = 0 Λ	HVD11, HVD12,		0.06	0.13	
		$V_A \text{ or } V_B = -7 \text{ V}$		Other input at 0 V	-0.1	-0.05		mΑ
		V_A or $V_B = -7 V$,	$\Lambda^{CC} = 0 \Lambda$]	-0.05	-0.04		
11	Bus input current	$V_A \text{ or } V_B = 12 \text{ V}$				0.2	0.5	
		$V_A \text{ or } V_B = 12 \text{ V},$	$\Lambda^{CC} = 0 \Lambda$	HVD10,		0.25	0.5	
		$V_A \text{ or } V_B = -7 \text{ V}$		Other input at 0 V	-0.4	-0.2		mΑ
		V_A or $V_B = -7 V$,	$\Lambda^{CC} = 0 \Lambda$		-0.4	-0.15		
Ιн	High-level input current, RE	V _{IH} = 2 V			-30		0	μΑ
ΙL	Low-level input current, RE	V _{IL} = 0.8 V			-30		0	μΑ
CID	Differential input capacitance	V _{ID} = 0.4 sin (4E6	6πt) + 0.5 V, DE a	at 0 V		15		pF
		RE at 0 V, D & DE at 0 V, No load	Receiver enable disabled	ed and driver		4	8	mA
Icc	Supply current	RE at V _{CC} , D at V _{CC} , DE at 0 V, No load	Receiver disabl disabled (stand	ed and driver by)		1	5	μΑ
		RE at 0 V, D & DE at V _{CC} , No load	Receiver enable	ed and driver		9	15.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply.



RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	HVD10		12.5	20	25	
^t PHL	Propagation delay time, high-to-low-level output	HVD10		12.5	20	25	ns
^t PLH	Propagation delay time, low-to-high-level output	HVD11 HVD12		30	55	70	ns
^t PHL	Propagation delay time, high-to-low-level output	HVD11 HVD12	V _{ID} = –1.5 V to 1.5 V, C _L = 15 pF, See Figure 9	30	55	70	ns
		HVD10				1.5	
^t sk(p)	sk(p) Pulse skew (tp _{HL} - tp _{LH}) HVD11 HVD12			4	ns		
					4		
		HVD10				8	
tsk(pp) ⁽²⁾	Part-to-part skew	HVD11				15	ns
		HVD12				15	
t _r	Output signal rise time			1	2	6	
t _f	Output signal fall time		CL = 15 pr, See Figure 9	1	2	6	ns
t _{PZH} ⁽¹⁾	Output enable time to high level					16	
t _{PZL} ⁽¹⁾	tpzL ⁽¹⁾ Output enable time to low level		C _L = 15 pF, DE at 3 V,			16	
tPHZ Output disable time from high level		See Figure 10			21	ns	
tPLZ Output disable time from low level					16		
t _{PZH} (2)	Propagation delay time, standby-to-high-level outp	out	C _L = 15 pF, DE at 0,			6	
t _{PZL} (2)	Propagation delay time, standby-to-low-level outp	ut	See Figure 11			6	μs

(1) All typical values are at 25°C and with a 3.3-V supply.

(2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

THERMAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS		TYP	MAX	UNITS
θJA	Junction-to-ambient thermal resistance(2)	High-K board ⁽³⁾ , No airflow	D pkg		121		°C/W
θJB	Junction-to-board thermal resistance	High-K board	D pkg		67		°C/W
θJC	Junction-to-case thermal resistance		D pkg		41		°C/W
	$B_{1} = 600$ C ₁ = 50 pE	HVD10 (25 Mbps)		198	233	mW	
PD	Device power dissipation	DE at V _{CC} RE at 0 V, Input to D a 50% duty cycle square	HVD11 (10 Mbps)		141	176	mW
		wave at indicated signaling rate	HVD12 (500 kbps)		133	161	mW
TA	Ambient air temperature	High-K board, No airflow	D pkg	-40		116	°C
TJSD	Thermal shutdown junction temperature				165		°C

⁽¹⁾ See Application Information section for an explanation of these parameters.

(2) The intent of θ_{JA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.

(3) JSD51–7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

(4) JESD51–10, Test Boards for Through-Hole Perimeter Leaded Package Thermal Measurements.

TEXAS INSTRUMENTS www.ti.com

SGLS278A - DECEMBER 2004 - REVISED JANUARY 2005

PARAMETER MEASUREMENT INFORMATION





Figure 2. Driver V_{OD} Test Circuit and Voltage and Current Definitions







Input: PRR = 500 kHz, 50% Duty Cycle,t_f < 6 ns, t_f < 6 ns, Z_O = 50 Ω

Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



Generator: PRR = 500 kHz, 50% Duty Cycle, tr <6 ns, tf <6 ns, Zo = 50 Ω





Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z₀ = 50 Ω

Figure 6. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms

SGLS278A - DECEMBER 2004 - REVISED JANUARY 2005



Generator: PRR = 500 kHz, 50% Duty Cycle, tr <6 ns, tf <6 ns, Z_0 = 50 Ω

Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms



Figure 8. Receiver Voltage and Current Definitions



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z₀ = 50 Ω



Figure 9. Receiver Switching Test Circuit and Voltage Waveforms



SGLS278A - DECEMBER 2004 - REVISED JANUARY 2005



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r < 6 ns, t_f < 6 ns, Z_0 = 50 Ω



Figure 10. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled

SGLS278A – DECEMBER 2004 – REVISED JANUARY 2005



Generator: PRR = 100 kHz, 50% Duty Cycle, t_r < 6 ns, t_f < 6 ns, Z_0 = 50 Ω



Figure 11. Receiver Enable Time From Standby (Driver Disabled)





Figure 12. Test Circuit, Transient Over Voltage Test



Function Tables

וסח	

INPUT	ENABLE	OUTPUTS	
D	DE	Α	В
Н	н	Н	L
L	Н	L	Н
Х	L	Z	Z
Open	Н	Н	L

RECEIVER

DIFFERENTIAL INPUTS	ENABLE	OUTPUT					
$V_{ID} = V_A - V_B$	RE	R					
$V_{ID} \leq -0.2 V$	L	L					
–0.2 V < V _{ID} < –0.01 V	L	?					
–0.01 V ≤ V _{ID}	L	Н					
Х	Н	Z					
Open Circuit	L	Н					
Short Circuit	L	Н					

H = high level; L = low level; Z = high impedance; X = irrelevant;? = indeterminate



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



R1/R2	R3
9 k Ω	45 k Ω
36 k Ω	180 k Ω
36 k Ω	180 k Ω
	R1/R2 9 kΩ 36 kΩ 36 kΩ

TYPICAL CHARACTERISTICS





TEXAS INSTRUMENTS www.ti.com

SGLS278A – DECEMBER 2004 – REVISED JANUARY 2005



TEXAS INSTRUMENTS www.ti.com

SGLS278A – DECEMBER 2004 – REVISED JANUARY 2005

TYPICAL CHARACTERISTICS



Figure 21



SGLS278A – DECEMBER 2004 – REVISED JANUARY 2005

APPLICATION INFORMATION



Device	Number of Devices on Bus				
HVD10	64				
HVD11	256				
HVD12	256				

NOTE: The line should be terminated at both ends with its characteristic impedance ($R_T = Z_O$). Stub lengths off the main line should be kept as short as possible.



Figure 22. Typical Application Circuit

Figure 23. HVD12 Input and Output Through 2000 Feet of Cable

An example application for the HVD12 is illustrated in Figure 22. Two HVD12 transceivers are used to communicate data through a 2000 foot (600 m) length of Commscope 5524 category 5e+ twisted pair cable. The

bus is terminated at each end by a 100- Ω resistor, matching the cable characteristic impedance. Figure 23 illustrates operation at a signaling rate of 250 kbps.



THERMAL CHARACTERISTICS OF IC PACKAGES

Junction-to-Ambient Thermal Resistance (θ_{JA}) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 θ_{JA} is *not* a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

Texas Instruments uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives *best case* in-use condition and it consists of two 1-oz buried power planes with a single

copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in θ_{JA} can be measured between these two test cards

Junction-to-Case Thermal Resistance (θ_{JC}) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 θ_{JC} is a useful thermal characteristic when a heatsink is applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

Junction-to-Board Thermal Resistance (θ_{JB}) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

 θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of the package system (see Figure 24).



Figure 24. Thermal Resistance

PACKAGING INFORMATION

Orderable	Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65HVD10	QDREP	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN65HVD12	DREP	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
V62/05604	-01XA	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI
V62/05604	-01XE	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
V62/05604	-03XA	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI
V62/05604	-03XE	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated