Precision Monolithics Inc

FEATURES

•	Low Offset Voltage 200µV Max
•	High Current Gain 400 Min
	Excellent Current Gain Match 2% Max
•	Low Noise Voltage at 100Hz, 1mA 2.5nV/VHz Max
•	Excellent Log Conformance $r_{BE} = 0.6\Omega$ Max
	TALLED TO THE TA

- Matching Guaranteed for All Transistors
- Available in Die Form

ORDERING INFORMATION 1

T 2590	PACK	AGE	ODEDATING
T _A = +25°C V _{OS} MAX (μV)	CERDIP 14-PIN	PLASTIC 14-PIN	OPERATING TEMPERATURE RANGE
200	MAT04AY*		MIL
200	MAT04EY	_	IND
400	MAT04BY*	_	MIL
400	MAT04FY	MAT04FP	XIND
400	_	MAT04FS ^{††}	XIND

- For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see PMI's Data Book, Section 2.
- th For availability and burn-in information on SO and PLCC packages, contact your local sales office.


GENERAL DESCRIPTION

The MAT-04 is a quad monolithic NPN transistor that offers excellent parametric matching for precision amplifier and nonlinear circuit applications. Performance characteristics of the MAT-04 include high gain (400 minimum) over a wide range of collector current, low noise (2.5nV/ $\sqrt{\text{Hz}}$ maximum at 100Hz, $I_{\text{C}} = 1\text{mA}$) and excellent logarithmic conformance. The MAT-04 also features a low offset voltage of 200 μ V and tight current gain matching, to within 2%. Each transistor of the MAT-04 is individually tested to data sheet specifications. For matching parameters (offset voltage, input offset current, and gain match), each of the dual transistor combinations are verified to meet stated limits. Device performance is guaranteed at 25°C and over the industrial and military temperature ranges.

The long-term stability of matching parameters is guaranteed by the protection diodes across the base-emitter junction of each transistor. These diodes prevent degradation of beta and matching characteristics due to reverse bias base-emitter current.

The superior logarithmic conformance and accurate matching characteristics of the MAT-04 makes it an excellent choice for use in log and antilog circuits. The MAT-04 is an ideal choice in applications where low noise and high gain are required.

PIN CONNECTIONS



Collector-Base Voltage (BV_po)		40V
Collector-Emitter Voltage	(BŬ _{CEO})		40V
Collector-Collector Voltage	ge (BVC)		40V
Emitter-Emitter Voltage (
Collector Current			
Emitter Current			30mA
Substrate (Pin-4 to Pin-1	1) Current		30mA
Operating Temperature F			
MAT-04AY, BY		55°C T	O+125°C
MAT-04EY			
MAT-04FY,FP,FS		40°C	to +85°C
Storage Temperature			
Y Package		–65°C	to +150°C
P Package		65°C	to +125°C
Lead Temperature (Sold	ering, 60 sec)		+300°C
PACKAGE TYPE	⊖ _{jA} (Note 2)	⊖ _{jC}	UNITS
14-Pin Hermetic DIP (Y)	108	16	°C/W
14-Pin Plastic DIP (P)	83	39	°C/W
14-Pin SO (S)	120	36	°C/W

NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- Θ_{jA} is specified for worst case mounting conditions, i.e., Θ_{jA} is specified for device in socket for CerDIP and P-DIP packages; Θ_{jA} is specified for device soldered to printed circuit board for SO package.



ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$ unless otherwise noted. Each transistor is individually tested. For matching parameters (V_{OS} , I_{OS} wise noted.

1			M.	MAT-04A/E		MAT-0		3/F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain	h _{FE}	10 μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 1)	400	800	-	300	600	_	
Current Gain Match	Δh _{FE}	$I_C = 100 \mu A$ $0V \le V_{CB} \le 30V$ (Note 2)	_	0.5	2	_	1	4	%
Offset Voltage	Vos	10 μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 4)	_	50	200	_	100	400	μV
Offset Voltage Change vs Collector Current	$\Delta V_{ m OS}/\Delta I_{ m C}$	$10\mu A \le I_C \le 1mA$ $V_{CB} = 0V$ (Note 4)		5	25	_	10	50	μV
Offset Voltage Change vs V _{CB}	$\Delta V_{ m OS}/\Delta V_{ m CB}$	10 μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 4)	_	50	100	_	100	200	μV
Bulk Emitter Resistance	^r BE	10μ A \leq $l_C \leq$ 1mA $V_{CB} = 0V$ (Note 5)		0.4	0.6		0.4	0.6	Ω
Input Bias Current	В	$I_C = 100 \mu A$ $0V \le V_{CB} \le 30V$	_	125	250	-	165	330	nA
Input Offset Current	los	$I_C = 100 \mu A$ $V_{CB} = 0 V$	_	0.6	5	_	2	13	nA
Breakdown Voltage	BV _{CEO}	I _C = 10μA	40			40	. —	_	V
Collector Saturation Voltage	V _{CE(SAT)}	l _B = 100μΑ l _C = 1mA		0.03	0.06		0.03	0.06	V
Collector-Base Leakage Current	l _{CBO}	V _{CB} = 40V	_	5		_	5	_	pA
Noise Voltage Density	e _n	$V_{CB} = 0V$ $f_{O} = 10Hz$ $I_{C} = 1mA$ $f_{O} = 100Hz$ (Note 3) $f_{O} = 1kHz$		2 1.8 1.8	3 2.5 2.5	_	2 1.8 1.8	4 3 3	nV/√ Hz
Gain Bandwidth Product	f _T	I _C = 1mA V _{CE} = 10V		300	_	_	300		MHz
Output Capacitance	Сово	V _{CB} = 15V I _E = 0 f = 1MHz		10		_	10		pF
Input Capacitance	C _{EBO}	V _{BE} = 0V I _C = 0 f = 1MHz	_	40	_		40	_	pF

NOTES:

- 1. Current gain measured at I_C = 10μA, 100μA and 1mA.
- $100 (\Delta l_B) (h_{FE} min)$ 2. Current gain match is defined as: Δh_{FE} =
- 3. Sample tested.
- Measured at I_C = 10 µA and guaranteed by design over the specified range of I_C.
 5. Guaranteed by design.



ELECTRICAL CHARACTERISTICS at $-25^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ for MAT-04E, $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$ for MAT-04F, unless otherwise noted. Each transistor is individually tested. For matching parameters $(\text{V}_{\text{OS}}, \text{I}_{\text{OS}})$ each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.

			MAT-04E			MAT-04F			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain	h _{FE}	10 μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 1)	225	625		200	500		
Offset Voltage	Vos	10 μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 3)	_	60	260		120	520	μV
Average Offset Voltage Drift	TCV _{OS}	$I_C = 100 \mu A$ $V_{CB} = 0 V$ (Note 2)	_	0.2	1	_	0.4	2	μV/°C
Input Bias Current	I _B	$I_C = 100 \mu A$ $0V \le V_{CB} \le 30 V$	_	160	445		200	500	nA
Input Offset Current	los	I _C = 100μA V _{CB} = 0V	_	4	20		8	40	nA
Average Offset Current Drift	TCI _{OS}	i _C = 100μA V _{CB} = 0V	_	50	_	_	100	_	pA/°C
Breakdown Voltage	BV _{CEO}	i _C = 10μA	40		_	40			٧
Collector-Base Leakage Current	СВО	V _{CB} = 40V	_	0.5	_	_	0.5	_	nA
Collector-Emitter Leakage Current	ICES	V _{CE} = 40V	-	5	_		5		n,A
Collector-Substrate Leakage Current	lcs	V _{CS} = 40V		0.7	_	_	0.7	-	ηA

ELECTRICAL CHARACTERISTICS at -55° C $\leq T_{A} \leq 125^{\circ}$ C unless otherwise noted. Each transistor is individually tested. For matching parameters (VOS, IOS) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.

			MAT-04A						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Current Gain	h _{FE}	$10\mu\text{A} \leq I_{\text{C}} \leq 1\text{mA}$ $0V \leq V_{\text{CB}} \leq 30V$ (Note 1)	175	475		125	425	_	
Offset Voltage	Vos	10 μ A ≤ I _C ≤ 1mA 0V ≤ V _{CB} ≤ 30V (Note 3)	_	70	300		140	600	μV
Average Offset Voltage Drift	TCV _{OS}	$I_C = 100 \mu A$ $V_{CB} = 0 V$ (Note 2)	_	0.2	1	_	0.4	2	μV/°C
Input Bias Current	l _B	$I_C = 100\mu\text{A}$ $0\text{V} \le \text{V}_{CB} \le 30\text{V}$	-	210	570	_	235	800	nA
Input Offset Current	los	l _C = 100μA V _{CB} = 0V	_	6	30	_	12	60	nA
Average Offset Current Drift	TCIOS	$I_C = 100\mu A$ $V_{CB} = 0V$	_	50	-		100	_	pA/°C
Breakdown Voltage	BV _{CEO}	$I_C = 10 \mu A$	40	_		40	_	_	٧
Collector-Base Leakage Current	Iceo	V _{CB} = 40V		5	_		5	_	nA
Collector-Emitter Leakage Current	CES	V _{CE} = 40V	_	100	_	_	100	_	nA
Collector-Substrate Leakage Current	Ics	V _{CS} = 40V	_	7		_	7	_	nA


NOTES:

^{1.} Current gain measured at I_C = 10 μ A, 100 μ A and 1mA. 2. Guaranteed by V_{OS} test (TCV_{OS} \lesssim V_{OS}/T for V_{OS} << V_{BE}) T = 298°K for

^{3.} Measured at I_C = 10 μ A and guaranteed by design over the specified range of $I_{\mathbb{C}}$.



DICE CHARACTERISTICS



DIE SIZE 0.060×0.060 inch, 3600 sq. mils (1.52 × 1.52 mm, 2.31 sq. mm)

- 1. Q1 COLLECTOR
- Q1 BASE
- Q1 EMITTER 3.
- SUBSTRATE
- Q2 EMITTER Q2 BASE
- 7. Q2 COLLECTOR
- Q3 COLLECTOR
- Q3 BASE
- 10. Q3 EMITTER
- 11. SUBSTRATE
- 12. **Q4 EMITTER**
- Q4 BASE
- Q4 COLLECTOR

For additional DICE ordering information, refer to PMI's Data Book, Section 2.

WAFER TEST LIMITS at TA = 25°C unless otherwise noted. Each transistor is individually tested. For matching parameters (VOS, los, Ahre) each dual transistor combination is verified to meet stated limits. All tests made at endpoints unless otherwise noted.


SYMBOL	CONDITIONS	MAT-04N LIMITS	UNITS
h _{FE}	I _C = 100μA 0V ≤ V _{CB} ≤ 30V	300	MiN
Δh _{FE}	$I_C = 100 \mu A, V_{CB} = 0 V$	4	%MAX
V _{os}	10μ A \leq $I_C \leq$ 1 mA 0 V \leq $V_{CB} \leq$ 30 V (Note 1)	400	μ V MA X
$\Delta V_{OS}/\Delta I_{C}$	$10\mu A \le I_C \le 1 \text{ mA}$ $V_{CB} = 0V$ (Note 1)	50	μV MAX
$\Delta V_{OS}/\Delta V_{CB}$	10μA ≤ I_C ≤ 1mA 0V ≤ V_{CB} ≤ 30V (Note 1)	200	μV MAX
r _{BE}	$10\mu A \le I_C \le 1 \text{ mA}$ $V_{CB} = 0V$ (Note 2)	0.6	ΩΜΑΧ
V _{CE(SAT)}	l _B = 100μA l _C = 1mA	0.06	VMAX
l _B	i _C = 100μA 0V ≤ V _{CB} ≤ 30V	330	nA MAX
los	$I_C = 100\mu A$ $V_{CB} = 0V$	13	nA MAX
BV _{CEO}	l _C = 10μA	40	VMIN
	h _{FE} Δh _{FE} Vos ΔV _{OS} /Δl _C ΔV _{OS} /ΔV _{CB} r _{BE} V _{CE(SAT)} l _B l _{OS}	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


NOTES:


- 1. Measured at $I_C = 10\mu$ A and guaranteed by design over the specified range of I_C .
- 2. Guaranteed by design.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL PERFORMANCE CHARACTERISTICS


















SMALL SIGNAL OUTPUT









TYPICAL PERFORMANCE CHARACTERISTICS







APPLICATION NOTES


It is recommended that one of the substrate pins (Pins 4 and 11) be tied to the most negative circuit potential to minimize coupling between devices. Pins 4 and 11 are internally connected.

APPLICATIONS

CURRENT SOURCES

The MAT-04 can be used to implement a variety of high impedance current mirrors as shown in Figures 1, 2, and 3. These current mirrors can be used as blasing elements and load devices for amplifier stages.

FIGURE 1: Unity Gain Current Mirror, IOUT = IREF



The unity-gain current mirror of Figure 1, using a MAT-04AY, has an accuracy of better than 1% and an output impedance of over $100 M\Omega$ at $100 \mu A$. Figures 2 and 3 show modified current mirrors designed for a current gain of two, and one-half respectively. The accuracy of these mirrors is reduced from that of the unity-gain source due to base current errors but is still better than 2%.

FIGURE 2: Current Mirror, IOHT = 2 (IBEF)




FIGURE 3: Current Mirror, $I_{OUT} = 1/2 (I_{REF})$




Figure 4 is a temperature independent current sink that has an accuracy of better than 1% over the military temperature range at an output current of 100µA to 1mA. The Schottky diode acts as a clamp to insure correct circuit start-up at power on. The resistors used in this circuit should be 1% metal-film type.

REF-01A

Ref

FIGURE 4: Temperature Independent Current Sink, $I_{OUT} = 10V/R\Omega$

NONLINEAR FUNCTIONS

An application where precision matched-transistors are a powerful tool is in the generation of nonlinear functions. These circuits are based on the transistor's logarithmic property which takes the following idealized form:

$$V_{BE} = \frac{kT}{q} \ln \frac{I_C}{I_S}$$

The MAT-04, with its excellent logarithmic conformance, maintains this idealized function over many decades of collector current. This, in addition to the stringent parametric matching of the MAT-04, enables the implementation of extremely accurate log/antilog circuits.

The circuit of Figure 5 is a vector summer that adds and subtracts logged inputs to generate the following transfer function:


$$V_{OUT} = \frac{1}{\sqrt{2}} \sqrt{V_A^2 + V_B^2}$$

This circuit uses two MAT-04AYs and maintains an accuracy of better than 0.5% over an input range of 10mV to 10V. The layout of the MAT-04s reduces errors due to matching and temperature differences between the two precision quad matched-transistors.

Op amps A1 and A2 translate the input voltages into logarithmic valued currents (I_A and I_B in Figure 5) that flow through transistor Q_3 and Q_5 . These currents are summed by transistor Q_4 ($I_O = I_A + I_B = \sqrt{I_1 ^2 + I_2 ^2}$) which feeds the current-to-voltage converter consisting of op amp A3. To maintain accuracy, 1% metal-film resistors should be used.

C)

FIGURE 5: Vector Summer



LOW NOISE, HIGH SPEED INSTRUMENTATION AMPLIFIER

The circuit of Figure 6 is a very low noise, high speed amplifier, ideal for use in precision transducer and professional audio applications. The performance of the amplifier is summarized in Table I. Figure 7 shows the input referred spot noise over the 0-25kHz bandwidth to be flat at 1.2nV/ $\sqrt{\text{Hz}}$. Figure 8 highlights the low 1/f noise corner at 2Hz.

The circuit uses a high speed op amp, the OP-17, preceded by an input amplifier. This consists of a precision dual matched-transistor, the MAT-02, and a feedback V-to-I converter, the MAT-04. The arrangement of the MAT-04 is known as a "linearized cross quad" which performs the voltage-to-current conversion. The OP-17 acts as an overall nulling amplifier to complete the feedback loop. Resistors R1, R2, and R3, R4 form voltage dividers that attenuate the output voltage swing since the "cross quad" arrangement has a limited input range. Biasing for the input stage is set by zener diode Z1. At low currents the effective zener voltage is about 3.3V due to the soft knee characteristic of the zener diode. This results in a bias current of 530µA per side for the input stage. The gain of this amplifier with the values shown in Figure 6 is:

$$\frac{V_{OUT}}{V_{IN}} = \frac{33000}{R_G}$$

TABLE I: Instrumentation Amplifier Characteristics

Input Noise	G = 1000 G = 100	1.2nV/√Hz 3.6nV/√Hz		
Voltage Density	G = 10	30nV/√Hz		
	G = 10	JUNIV/ √ MZ		
	G = 500	400kHz		
Bandwidth	G = 100	1MHz		
	G = 10	1.2MHz		
Slew Rate		40V/μs		
Common-Mode Rejection	G = 1000	130dB		
Distortion	G = 100 f = 20Hz to 20kHz	0.03%		
Settling Time	G = 1000	10µs		
Power Consumption	and the second second	350mW		

FIGURE 6: Low Noise, High Speed Instrumentation Amplifier




FIGURE 7: Spot Noise of the Instrumentation Amplifier from 0-25kHz at a Gain of 1000




FIGURE 8: Low Frequency Noise Spectrum Showing Low 2Hz Noise Corner. Gain = 1000.





FIGURE 9: Voltage-Controlled Attenuator



VOLTAGE-CONTROLLED ATTENUATOR

The voltage-controlled attenuator (VCA) of Figure 9, widely used in professional audio circles, can easily be implemented using a MAT-04. The excellent matching characteristics of the MAT-04 enables the VCA to have a distortion level of under 0.03% over a wide range of control voltages. The VCA accepts a 3V RMS input and easily handles the full 20Hz-20kHz audio bandwidth as shown in Figure 10. Noise level for the VCA is more than 110dB below maximum output.

In the voltage-controlled attenuator, the input signal modulates the stage current of each differential pair. Op amps A2 and A3 in conjunction with transistors Q5 and Q6 form voltage-to-current converters that transform a single input voltage into differential currents which form the stage currents of each differential pair. The control voltage shifts the current between each side of the two differential pairs, regulating the signal level reaching the output stage which consists of op amp A1. Figure 11 shows the increase in signal attenuation as the control voltage becomes more negative.

The ideal transfer function for the voltage-controlled attenuator is:

$$V_{OUT}/V_{IN} = \frac{2}{1 + \exp\left(\left(-V_{CONTROL}\right)\left(\frac{R14}{R13 + R14}\right)\left(\frac{kT}{q}\right)\right)}$$

Where $k = Boltzmann constant 1.38 \times 10^{-23} \text{ J/°K}$

T = temperature in °K

 $q = electronic charge = 1.602 \times 10^{-19}C$

From the transfer function it can be seen that the maximum gain of the circuit is 2 (6dB).

To insure best performance, resistors R2 through R7 should be 1% metal film resistors. Since capacitor C2 can see small amounts of reverse bias when the control voltage is positive, it may be prudent to use a nonpolarized tantalum capacitor.

FIGURE 10: Voltage-Controlled Attenuator, Attenuation vs Frequency




FIGURE 11: Voltage-Controlled Attenuator, Attenuation vs Control Voltage

